{"id":"https://openalex.org/W2517053653","doi":"https://doi.org/10.1109/iscas.2016.7538938","title":"Stochastic behavior-considered VLSI CAD environment for MTJ/MOS-hybrid microprocessor design","display_name":"Stochastic behavior-considered VLSI CAD environment for MTJ/MOS-hybrid microprocessor design","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2517053653","doi":"https://doi.org/10.1109/iscas.2016.7538938","mag":"2517053653"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2016.7538938","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7538938","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002874074","display_name":"Masanori Natsui","orcid":"https://orcid.org/0000-0001-7424-4663"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Natsui","raw_affiliation_strings":["Center for Innovative Integrated Electronic Systems, Tohoku University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Innovative Integrated Electronic Systems, Tohoku University, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023574224","display_name":"Akira Tamakoshi","orcid":"https://orcid.org/0000-0002-7348-8196"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Tamakoshi","raw_affiliation_strings":["Laboratory for Brainware Systems, Tohoku University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory for Brainware Systems, Tohoku University, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038506578","display_name":"Ayako Mochizuki","orcid":"https://orcid.org/0000-0002-0702-334X"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"A. Mochizuki","raw_affiliation_strings":["Laboratory for Brainware Systems, Tohoku University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory for Brainware Systems, Tohoku University, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004580322","display_name":"Hiroki Koike","orcid":"https://orcid.org/0000-0002-2494-7595"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Koike","raw_affiliation_strings":["Center for Innovative Integrated Electronic Systems, Tohoku University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Innovative Integrated Electronic Systems, Tohoku University, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081983682","display_name":"Hideo Ohno","orcid":"https://orcid.org/0000-0001-9688-8259"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]},{"id":"https://openalex.org/I4210125833","display_name":"Spintronics Research Network of Japan","ror":"https://ror.org/03bbyax37","country_code":"JP","type":"facility","lineage":["https://openalex.org/I201537933","https://openalex.org/I203951103","https://openalex.org/I4210125833","https://openalex.org/I74801974","https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"H. Ohno","raw_affiliation_strings":["Laboratory for Nanoelectronics and Spintronics, Tohoku University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratory for Nanoelectronics and Spintronics, Tohoku University, Japan","institution_ids":["https://openalex.org/I201537933","https://openalex.org/I4210125833"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083722186","display_name":"Tetsuo Endoh","orcid":"https://orcid.org/0000-0002-5583-3283"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Endoh","raw_affiliation_strings":["Graduate School of Engineering, Tohoku University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Tohoku University, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062434040","display_name":"Takahiro Hanyu","orcid":"https://orcid.org/0000-0002-4397-8290"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"T. Hanyu","raw_affiliation_strings":["Center for Innovative Integrated Electronic Systems, Tohoku University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Innovative Integrated Electronic Systems, Tohoku University, Japan","institution_ids":["https://openalex.org/I201537933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2109,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74176861,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"62","issue":null,"first_page":"1878","last_page":"1881"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.7346085906028748},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5929932594299316},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5821491479873657},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.559108555316925},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.5303890109062195},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.48025181889533997},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.46466314792633057},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4318169951438904},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3392183482646942},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33290594816207886},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21116679906845093}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.7346085906028748},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5929932594299316},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5821491479873657},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.559108555316925},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.5303890109062195},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.48025181889533997},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.46466314792633057},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4318169951438904},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3392183482646942},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33290594816207886},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21116679906845093},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2016.7538938","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7538938","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1526699078","https://openalex.org/W1964258915","https://openalex.org/W1988580750","https://openalex.org/W2004340162","https://openalex.org/W2022691368","https://openalex.org/W2032558960","https://openalex.org/W2039685515","https://openalex.org/W2058483530","https://openalex.org/W2067882401","https://openalex.org/W2069012355","https://openalex.org/W2115598106","https://openalex.org/W2138670105","https://openalex.org/W2143391424","https://openalex.org/W2169801078","https://openalex.org/W3099883313","https://openalex.org/W4230995605","https://openalex.org/W6631403632","https://openalex.org/W6640962386","https://openalex.org/W6685169983"],"related_works":["https://openalex.org/W39373273","https://openalex.org/W2334610590","https://openalex.org/W2320366403","https://openalex.org/W3204197061","https://openalex.org/W2098026815","https://openalex.org/W2390545901","https://openalex.org/W2351709090","https://openalex.org/W4251350712","https://openalex.org/W3139751470","https://openalex.org/W2126014748"],"abstract_inverted_index":{"A":[0],"new":[1],"VLSI":[2],"CAD":[3],"environment":[4],"considering":[5,47],"stochastic":[6,48],"behavior":[7,50],"of":[8,16,25,38,51,68,82],"MTJ":[9,52],"devices":[10],"is":[11,87],"proposed":[12,30,84],"for":[13],"the":[14,19,23,36,66,80,83],"evaluation":[15],"not":[17],"only":[18],"performance":[20],"but":[21],"also":[22],"reliability":[24],"MTJ/MOS-hybrid":[26,39],"logic":[27,71],"LSI.":[28],"The":[29],"simulator":[31],"allows":[32],"users":[33],"to":[34],"support":[35],"design":[37,67,85],"LSI":[40,72],"by":[41,57],"RTL/gate-level":[42],"hardware":[43],"description,":[44],"whose":[45],"simulation":[46,59],"switching":[49],"device":[53],"can":[54],"be":[55],"done":[56],"analog-mixed-signal":[58],"with":[60],"de-facto":[61],"standard":[62],"EDA":[63],"tools.":[64],"Through":[65],"a":[69,75],"nonvolatile":[70],"based":[73],"on":[74],"general":[76],"purpose":[77],"32-bit":[78],"microprocessor,":[79],"impact":[81],"flow":[86],"demonstrated.":[88]},"counts_by_year":[{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}