{"id":"https://openalex.org/W2514207389","doi":"https://doi.org/10.1109/iscas.2016.7527483","title":"Wave digital filter based analog circuit emulation on FPGA","display_name":"Wave digital filter based analog circuit emulation on FPGA","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2514207389","doi":"https://doi.org/10.1109/iscas.2016.7527483","mag":"2514207389"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2016.7527483","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527483","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101586616","display_name":"Wei Wu","orcid":"https://orcid.org/0000-0003-0785-4925"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Wu","raw_affiliation_strings":["EE Dept., University of California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EE Dept., University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006232460","display_name":"Yen\u2010Lung Chen","orcid":"https://orcid.org/0000-0003-1580-9139"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yen-Lung Chen","raw_affiliation_strings":["EE Dept., University of California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EE Dept., University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100616306","display_name":"Yue Ma","orcid":"https://orcid.org/0000-0001-8672-4090"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yue Ma","raw_affiliation_strings":["EE Dept., University of California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EE Dept., University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052798292","display_name":"Chien\u2010Nan Jimmy Liu","orcid":"https://orcid.org/0000-0002-4907-898X"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Nan Jimmy Liu","raw_affiliation_strings":["EE Dept., National Central University, Taiwan, R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EE Dept., National Central University, Taiwan, R.O.C","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111925764","display_name":"Jing-Yang Jou","orcid":null},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jing-Yang Jou","raw_affiliation_strings":["EE Dept., National Central University, Taiwan, R.O.C"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EE Dept., National Central University, Taiwan, R.O.C","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025807083","display_name":"Sudhakar Pamarti","orcid":"https://orcid.org/0000-0003-1457-7508"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhakar Pamarti","raw_affiliation_strings":["EE Dept., University of California, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EE Dept., University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008695429","display_name":"Lei He","orcid":"https://orcid.org/0000-0002-5266-3805"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]},{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN","US"],"is_corresponding":false,"raw_author_name":"Lei He","raw_affiliation_strings":["EE Dept., University of California, Los Angeles, CA, USA","State Key Laboratory of ASIC and Systems, Fudan University, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"EE Dept., University of California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and Systems, Fudan University, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.08429503,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1286","last_page":"1289"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8704371452331543},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7261419892311096},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.718202531337738},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7015369534492493},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.6621097922325134},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5144372582435608},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49340978264808655},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4840542674064636},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47764575481414795},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4379333555698395},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.41002407670021057},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3899663984775543},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.322711706161499},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2351231575012207},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21670717000961304},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20351842045783997}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8704371452331543},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7261419892311096},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.718202531337738},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7015369534492493},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.6621097922325134},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5144372582435608},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49340978264808655},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4840542674064636},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47764575481414795},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4379333555698395},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.41002407670021057},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3899663984775543},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.322711706161499},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2351231575012207},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21670717000961304},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20351842045783997},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2016.7527483","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527483","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W579496837","https://openalex.org/W1518236483","https://openalex.org/W1562003879","https://openalex.org/W1568811919","https://openalex.org/W1766888123","https://openalex.org/W1972580129","https://openalex.org/W1973744885","https://openalex.org/W1982756257","https://openalex.org/W2038078811","https://openalex.org/W2049595452","https://openalex.org/W2088296536","https://openalex.org/W2106969188","https://openalex.org/W2128760815","https://openalex.org/W2128917776","https://openalex.org/W2139410061","https://openalex.org/W2145183934","https://openalex.org/W2166546105","https://openalex.org/W2172020272","https://openalex.org/W2898916015"],"related_works":["https://openalex.org/W2170071008","https://openalex.org/W2103996454","https://openalex.org/W3029775214","https://openalex.org/W2390650884","https://openalex.org/W2093057572","https://openalex.org/W2129151116","https://openalex.org/W2110651346","https://openalex.org/W2001552871","https://openalex.org/W1974143443","https://openalex.org/W2353557016"],"abstract_inverted_index":{"Unlike":[0],"well":[1],"accepted":[2],"FPGA":[3,77,96],"emulation":[4,12,26,97,119],"for":[5,14,133],"digital":[6,30],"circuits,":[7,107],"there":[8,89],"is":[9,78,90,131],"no":[10],"winning":[11],"solution":[13],"analog":[15,24,106,122],"and":[16,63,98,115],"mixed-signal":[17],"(AMS)":[18],"circuits.":[19],"This":[20],"paper":[21],"presents":[22,54],"an":[23,40],"circuit":[25,42,65],"based":[27],"on":[28,101],"wave":[29],"filters":[31],"(WDFs),":[32],"which":[33,130],"covers":[34],"the":[35,55,83,112,116],"entire":[36],"flow":[37],"of":[38,58,72,111,136],"transforming":[39],"AMS":[41],"from":[43],"SPICE":[44],"netlist":[45],"to":[46,60,67,82],"hardware":[47],"implementation":[48,71],"in":[49,76],"FPGA.":[50],"More":[51],"specifically,":[52],"it":[53],"theoretical":[56],"support":[57],"how":[59],"map":[61],"linear":[62],"nonlinear":[64],"components":[66],"WDF.":[68],"The":[69],"detail":[70],"each":[73],"WDF":[74,118],"component":[75],"not":[79],"elaborated":[80],"due":[81],"page":[84],"limit.":[85],"Experiments":[86],"show":[87],"that":[88],"a":[91,134],"virtually":[92],"perfect":[93],"match":[94],"between":[95],"HSPICE":[99],"simulations":[100],"two":[102],"small":[103],"but":[104],"representative":[105],"indicating":[108],"high":[109,127],"accuracy":[110],"proposed":[113],"emulation,":[114],"FPGA-based":[117],"can":[120],"process":[121],"signal":[123],"sampled":[124],"at":[125],"as":[126,128],"512KHz,":[129],"adequate":[132],"variety":[135],"biomedical":[137],"sensing":[138],"applications.":[139]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}