{"id":"https://openalex.org/W2514345360","doi":"https://doi.org/10.1109/iscas.2016.7527482","title":"Toward complete analog fault coverage with minimal observation points using a fault propagation graph","display_name":"Toward complete analog fault coverage with minimal observation points using a fault propagation graph","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2514345360","doi":"https://doi.org/10.1109/iscas.2016.7527482","mag":"2514345360"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2016.7527482","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527482","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101763778","display_name":"Zhiqiang Liu","orcid":"https://orcid.org/0000-0002-8189-0636"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Zhiqiang Liu","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Iowa State University, Ames, IA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Iowa State University, Ames, IA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023673688","display_name":"Shravan K. Chaganti","orcid":"https://orcid.org/0000-0001-5930-5894"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shravan K. Chaganti","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Iowa State University, Ames, IA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Iowa State University, Ames, IA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101873076","display_name":"Degang Chen","orcid":"https://orcid.org/0000-0002-5938-6329"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Degang Chen","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Iowa State University, Ames, IA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Iowa State University, Ames, IA","institution_ids":["https://openalex.org/I173911158"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101763778"],"corresponding_institution_ids":["https://openalex.org/I173911158"],"apc_list":null,"apc_paid":null,"fwci":0.3153,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.57372579,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1282","last_page":"1285"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8449351191520691},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6078088879585266},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6037855744361877},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5627784729003906},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5566554069519043},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5132260322570801},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5050297379493713},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.5017225742340088},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.47847840189933777},{"id":"https://openalex.org/keywords/catastrophic-failure","display_name":"Catastrophic failure","score":0.4694872498512268},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4573078453540802},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4322660565376282},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41951650381088257},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36803585290908813},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.35556334257125854},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.3512897789478302},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3018493950366974},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.28764158487319946},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2332141399383545},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16781717538833618},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13632583618164062},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08302849531173706}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8449351191520691},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6078088879585266},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6037855744361877},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5627784729003906},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5566554069519043},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5132260322570801},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5050297379493713},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.5017225742340088},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.47847840189933777},{"id":"https://openalex.org/C112987892","wikidata":"https://www.wikidata.org/wiki/Q5051574","display_name":"Catastrophic failure","level":2,"score":0.4694872498512268},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4573078453540802},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4322660565376282},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41951650381088257},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36803585290908813},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.35556334257125854},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.3512897789478302},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3018493950366974},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.28764158487319946},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2332141399383545},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16781717538833618},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13632583618164062},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08302849531173706},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2016.7527482","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527482","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1492103054","https://openalex.org/W1993695337","https://openalex.org/W2007778416","https://openalex.org/W2044500680","https://openalex.org/W2049200620","https://openalex.org/W2057707063","https://openalex.org/W2068778760","https://openalex.org/W2088797164","https://openalex.org/W2101456051","https://openalex.org/W2104440709","https://openalex.org/W2105290633","https://openalex.org/W2118382442","https://openalex.org/W2138223068","https://openalex.org/W2139895946","https://openalex.org/W2164175515","https://openalex.org/W2171234987","https://openalex.org/W3153172827","https://openalex.org/W6629262762","https://openalex.org/W6680471944","https://openalex.org/W6680715039","https://openalex.org/W6684137920"],"related_works":["https://openalex.org/W1544420370","https://openalex.org/W2148089379","https://openalex.org/W2340957901","https://openalex.org/W2092357065","https://openalex.org/W2115005577","https://openalex.org/W2068571131","https://openalex.org/W2124342848","https://openalex.org/W2147400189","https://openalex.org/W1555400249","https://openalex.org/W4256030018"],"abstract_inverted_index":{"A":[0,102],"systematic":[1],"method":[2,73],"is":[3,24,74,111],"proposed":[4,18],"to":[5,38,113],"approach":[6],"complete":[7,53],"fault":[8,21,54],"coverage":[9,55],"for":[10,83],"catastrophic":[11,62,124],"faults":[12,63,125],"in":[13,99],"analog":[14],"circuits.":[15],"In":[16],"the":[17,28,65,78,88,100,117,131],"method,":[19],"a":[20,40,107],"propagation":[22],"graph":[23,32],"first":[25],"created":[26],"from":[27],"circuit":[29,66],"netlist.":[30],"Standard":[31],"theory":[33],"techniques":[34],"are":[35],"then":[36],"employed":[37],"identify":[39],"minimal":[41],"set":[42],"of":[43,64,77,90],"observation":[44],"points":[45],"(MOP)":[46],"such":[47],"that,":[48],"by":[49,129],"monitoring":[50,130],"these":[51],"points,":[52],"can":[56,67,94,126],"be":[57,68,127],"achieved,":[58],"i.e.,":[59],"all":[60,123],"potential":[61],"detected":[69,128],"theoretically.":[70],"The":[71],"developed":[72],"valuable":[75],"because":[76],"increasingly":[79],"critical":[80],"quality":[81],"requirements":[82],"modern":[84],"IC":[85],"applications":[86],"and":[87,115],"lack":[89],"existing":[91],"methods":[92],"that":[93,122],"achieve":[95],"sub-ppm":[96],"test":[97],"escapes":[98],"state-of-the-art.":[101],"widely":[103],"used":[104],"benchmark":[105],"circuit,":[106],"CMOS":[108],"operational":[109],"amplifier,":[110],"utilized":[112],"demonstrate":[114],"validate":[116],"method.":[118],"Simulation":[119],"results":[120],"show":[121],"identified":[132],"MOP.":[133]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}