{"id":"https://openalex.org/W2515033297","doi":"https://doi.org/10.1109/iscas.2016.7527413","title":"A process compensated gain cell embedded-DRAM for ultra-low-power variation-aware design","display_name":"A process compensated gain cell embedded-DRAM for ultra-low-power variation-aware design","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2515033297","doi":"https://doi.org/10.1109/iscas.2016.7527413","mag":"2515033297"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2016.7527413","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527413","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/224703","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034618529","display_name":"Robert Giterman","orcid":"https://orcid.org/0000-0002-1410-4746"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Robert Giterman","raw_affiliation_strings":["Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026444183","display_name":"Adam Teman","orcid":"https://orcid.org/0000-0002-8233-4711"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Adam Teman","raw_affiliation_strings":["Telecommunications Circuits Lab (TCL), \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland"],"affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Lab (TCL), \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026324911","display_name":"Pascal Meinerzhagen","orcid":"https://orcid.org/0000-0002-5444-5772"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Pascal Meinerzhagen","raw_affiliation_strings":["Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065902823","display_name":"Alexander Fish","orcid":"https://orcid.org/0000-0002-4994-1536"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Alexander Fish","raw_affiliation_strings":["Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"affiliations":[{"raw_affiliation_string":"Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059133771","display_name":"Andreas Burg","orcid":"https://orcid.org/0000-0002-7270-5558"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Burg","raw_affiliation_strings":["Telecommunications Circuits Lab (TCL), \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland"],"affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Lab (TCL), \u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5034618529"],"corresponding_institution_ids":["https://openalex.org/I13955877"],"apc_list":null,"apc_paid":null,"fwci":0.1867,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58301926,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1006","last_page":"1009"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8779126405715942},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.7431081533432007},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6638513803482056},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6591148376464844},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.650041937828064},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5779157876968384},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.538460910320282},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.5050111413002014},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4688974916934967},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4466950595378876},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44377321004867554},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.44082891941070557},{"id":"https://openalex.org/keywords/data-integrity","display_name":"Data integrity","score":0.43464338779449463},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4255646765232086},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31397372484207153},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.18012171983718872},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.17730766534805298}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8779126405715942},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.7431081533432007},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6638513803482056},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6591148376464844},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.650041937828064},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5779157876968384},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.538460910320282},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.5050111413002014},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4688974916934967},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4466950595378876},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44377321004867554},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.44082891941070557},{"id":"https://openalex.org/C33762810","wikidata":"https://www.wikidata.org/wiki/Q461671","display_name":"Data integrity","level":2,"score":0.43464338779449463},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4255646765232086},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31397372484207153},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.18012171983718872},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.17730766534805298},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2016.7527413","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527413","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:224703","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/224703","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:224703","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/224703","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1827639723","https://openalex.org/W1971936677","https://openalex.org/W1975907171","https://openalex.org/W2027009856","https://openalex.org/W2070701822","https://openalex.org/W2070905822","https://openalex.org/W2084514439","https://openalex.org/W2093163564","https://openalex.org/W4236432903"],"related_works":["https://openalex.org/W2074922484","https://openalex.org/W2130607063","https://openalex.org/W2024569403","https://openalex.org/W2063061014","https://openalex.org/W2056061410","https://openalex.org/W1983980742","https://openalex.org/W2149227206","https://openalex.org/W4310529204","https://openalex.org/W2001316072","https://openalex.org/W2662219006"],"abstract_inverted_index":{"Gain":[0],"cell":[1],"embedded":[2],"DRAM":[3],"(GC-eDRAM)":[4],"is":[5,101,128],"a":[6,67,76,85,138],"high-density":[7],"alternative":[8],"to":[9,16,25,39,51,75,121,130],"SRAM":[10],"for":[11,92,106,114,148],"ultra-low-power":[12],"systems.":[13],"However,":[14,49],"due":[15,50],"its":[17],"dynamic":[18],"nature,":[19],"GC-eDRAM":[20,68,87],"requires":[21],"power-hungry":[22],"refresh":[23,36,119],"cycles":[24],"ensure":[26,131],"data":[27,63,132],"retention.":[28],"Traditional":[29],"design":[30,71,147],"approaches":[31],"dictate":[32],"configuration":[33],"of":[34,66,98],"the":[35,40,52,62,122],"rate":[37],"according":[38,120],"worst":[41],"bitcell,":[42,69],"when":[43],"biased":[44],"at":[45],"low-probability,":[46],"worst-case":[47,145],"conditions.":[48],"process":[53,107,115],"variations":[54,116],"and":[55,117],"local":[56],"mismatch":[57],"that":[58,111],"can":[59],"significantly":[60],"deteriorate":[61],"retention":[64,142],"time":[65],"this":[70,81,99],"approach":[72],"often":[73],"leads":[74],"large":[77],"power":[78,143],"overhead.":[79],"In":[80],"paper,":[82],"we":[83],"present":[84],"novel":[86],"architecture,":[88],"incorporating":[89],"several":[90],"techniques":[91],"variation-aware":[93],"operation.":[94],"The":[95,126],"primary":[96],"feature":[97],"architecture":[100],"an":[102],"improved":[103],"replica":[104],"scheme":[105],"compensated":[108],"access":[109,124],"tracking":[110],"enables":[112],"calibration":[113],"adaptive":[118],"array":[123,127],"statistics.":[125],"shown":[129],"integrity,":[133],"providing":[134],"as":[135,137],"much":[136],"7x":[139],"reduction":[140],"in":[141],"over":[144],"refresh-rate":[146],"20%":[149],"write":[150],"activity.":[151]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}