{"id":"https://openalex.org/W2510380524","doi":"https://doi.org/10.1109/iscas.2016.7527407","title":"Assertion-based verification of industrial WLAN system","display_name":"Assertion-based verification of industrial WLAN system","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2510380524","doi":"https://doi.org/10.1109/iscas.2016.7527407","mag":"2510380524"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2016.7527407","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527407","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038926636","display_name":"Infall Syafalni","orcid":"https://orcid.org/0000-0001-9922-5688"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Infall Syafalni","raw_affiliation_strings":["Logic Research Co., Ltd., Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Logic Research Co., Ltd., Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006453682","display_name":"Nico Surantha","orcid":"https://orcid.org/0000-0002-7500-3199"},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nico Surantha","raw_affiliation_strings":["Kyushu Institute of Technology, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyushu Institute of Technology, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062037367","display_name":"Duc Khai Lam","orcid":"https://orcid.org/0000-0003-2711-1408"},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Duc Khai Lam","raw_affiliation_strings":["Kyushu Institute of Technology, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyushu Institute of Technology, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059864105","display_name":"Nana Sutisna","orcid":"https://orcid.org/0000-0002-8435-9242"},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nana Sutisna","raw_affiliation_strings":["Kyushu Institute of Technology, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyushu Institute of Technology, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102229492","display_name":"Yuhei Nagao","orcid":null},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuhei Nagao","raw_affiliation_strings":["Kyushu Institute of Technology, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyushu Institute of Technology, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078229659","display_name":"Katsuhiko Wakasugi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Katsuhiko Wakasugi","raw_affiliation_strings":["Logic Research Co., Ltd., Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Logic Research Co., Ltd., Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yang Tongxin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yang Tongxin","raw_affiliation_strings":["Logic Research Co., Ltd., Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Logic Research Co., Ltd., Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110010949","display_name":"Hiroshi Ochi","orcid":null},"institutions":[{"id":"https://openalex.org/I207014233","display_name":"Kyushu Institute of Technology","ror":"https://ror.org/02278tr80","country_code":"JP","type":"education","lineage":["https://openalex.org/I207014233"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi Ochi","raw_affiliation_strings":["Kyushu Institute of Technology, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kyushu Institute of Technology, Japan","institution_ids":["https://openalex.org/I207014233"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049175870","display_name":"Taadaki Tsuchiya","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Taadaki Tsuchiya","raw_affiliation_strings":["Logic Research Co., Ltd., Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Logic Research Co., Ltd., Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"e93 d","issue":null,"first_page":"982","last_page":"985"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8229687213897705},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.6909512281417847},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.6675733923912048},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6637513041496277},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.6303316354751587},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5775446891784668},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.553254246711731},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5473102331161499},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5153445601463318},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5115993618965149},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.4824807941913605},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.4576924741268158},{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.455486923456192},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.43911024928092957},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.4261149764060974},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.29400986433029175},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.17937776446342468},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.15825095772743225},{"id":"https://openalex.org/keywords/software-system","display_name":"Software system","score":0.11338615417480469}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8229687213897705},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.6909512281417847},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.6675733923912048},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6637513041496277},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.6303316354751587},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5775446891784668},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.553254246711731},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5473102331161499},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5153445601463318},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5115993618965149},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.4824807941913605},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.4576924741268158},{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.455486923456192},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.43911024928092957},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.4261149764060974},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.29400986433029175},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.17937776446342468},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.15825095772743225},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.11338615417480469},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2016.7527407","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527407","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5600000023841858,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W567973435","https://openalex.org/W1528603887","https://openalex.org/W2076522810","https://openalex.org/W2096682984","https://openalex.org/W2116517177","https://openalex.org/W2120080222","https://openalex.org/W2596586858"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2392047570","https://openalex.org/W3120172095","https://openalex.org/W2035244079","https://openalex.org/W3036403349","https://openalex.org/W4301348901","https://openalex.org/W2962898432","https://openalex.org/W2059150015","https://openalex.org/W2929969821","https://openalex.org/W2350806125"],"abstract_inverted_index":{"For":[0],"the":[1,4,15,19,32,47,75,80,97,102,121,124,132],"last":[2],"decades,":[3],"advancement":[5],"of":[6,18,39,49,123,126],"system":[7,63,135],"on":[8],"chips":[9],"complexity":[10],"and":[11,27,77,99,118],"size":[12,82,117],"are":[13],"driving":[14],"verification":[16,33,125],"process":[17,34],"digital":[20],"designs":[21],"to":[22,37,73,78,84,95,100],"be":[23],"much":[24],"more":[25],"complicated":[26],"time":[28],"consuming.":[29],"Moreover,":[30,129],"nowadays,":[31],"takes":[35],"up":[36],"80%":[38],"overall":[40],"design":[41],"development":[42],"time.":[43],"This":[44],"paper":[45],"emphasizes":[46],"importance":[48],"automatic":[50],"testbench":[51,68],"generator":[52],"for":[53,60],"industrial":[54],"wireless":[55],"local":[56],"area":[57],"network":[58],"(iWLAN)":[59],"factory":[61],"automation":[62],"(FA).":[64],"The":[65],"proposed":[66,112],"generated":[67],"is":[69,89],"written":[70],"in":[71,104],"SystemVerilog":[72],"represent":[74],"functions":[76],"reduce":[79],"code":[81,98,116],"compared":[83],"traditional":[85],"Verilog":[86],"testbench.":[87],"It":[88],"also":[90],"supported":[91],"by":[92],"assertion-based":[93],"method":[94,113],"simplify":[96],"improve":[101,120],"observability":[103],"SoC":[105,127],"verification.":[106],"Experimental":[107],"results":[108],"show":[109],"that":[110],"our":[111],"produces":[114],"smaller":[115],"can":[119],"efficiency":[122],"designs.":[128],"we":[130],"shows":[131],"verified":[133],"iWLAN":[134],"data":[136],"transfer.":[137]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}