{"id":"https://openalex.org/W2508013019","doi":"https://doi.org/10.1109/iscas.2016.7527348","title":"Asynchronous interleaved scan architecture for on-line built-in self-test of null convention logic","display_name":"Asynchronous interleaved scan architecture for on-line built-in self-test of null convention logic","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2508013019","doi":"https://doi.org/10.1109/iscas.2016.7527348","mag":"2508013019"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2016.7527348","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527348","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082672005","display_name":"Nastaran Nemati","orcid":"https://orcid.org/0000-0002-0682-396X"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Nastaran Nemati","raw_affiliation_strings":["University of New South Wales (UNSW), Canberra, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of New South Wales (UNSW), Canberra, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054563831","display_name":"Mark C. Reed","orcid":"https://orcid.org/0000-0002-8766-324X"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Mark C. Reed","raw_affiliation_strings":["University of New South Wales (UNSW), Canberra, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of New South Wales (UNSW), Canberra, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057674619","display_name":"Karl M. Fant","orcid":"https://orcid.org/0000-0003-0951-2136"},"institutions":[{"id":"https://openalex.org/I204086833","display_name":"Cirrus Logic (United States)","ror":"https://ror.org/05t96az61","country_code":"US","type":"company","lineage":["https://openalex.org/I204086833"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Karl Fant","raw_affiliation_strings":["Theseus Research Inc., California, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Theseus Research Inc., California, United States","institution_ids":["https://openalex.org/I204086833"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103092491","display_name":"Paul Beckett","orcid":"https://orcid.org/0000-0001-8401-5477"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Paul Beckett","raw_affiliation_strings":["Royal Melbourne Institute of Technology (RMIT), Melbourne, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Royal Melbourne Institute of Technology (RMIT), Melbourne, Australia","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"17","issue":null,"first_page":"746","last_page":"749"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8391120433807373},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7373918294906616},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5898767113685608},{"id":"https://openalex.org/keywords/synchronizer","display_name":"Synchronizer","score":0.5148417353630066},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.4910552501678467},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.48600706458091736},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4815143048763275},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4650982618331909},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4182162880897522},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.356804221868515},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.16689884662628174},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.15900316834449768},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.12096625566482544},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09355539083480835},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07821968197822571}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8391120433807373},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7373918294906616},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5898767113685608},{"id":"https://openalex.org/C66727535","wikidata":"https://www.wikidata.org/wiki/Q7662199","display_name":"Synchronizer","level":2,"score":0.5148417353630066},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.4910552501678467},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.48600706458091736},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4815143048763275},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4650982618331909},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4182162880897522},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.356804221868515},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.16689884662628174},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.15900316834449768},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.12096625566482544},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09355539083480835},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07821968197822571},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2016.7527348","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527348","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W158833317","https://openalex.org/W189036309","https://openalex.org/W1595368737","https://openalex.org/W2023686814","https://openalex.org/W2053931020","https://openalex.org/W2080816816","https://openalex.org/W2085028021","https://openalex.org/W2101930816","https://openalex.org/W2102327308","https://openalex.org/W2159042429","https://openalex.org/W4231670955"],"related_works":["https://openalex.org/W4312516786","https://openalex.org/W2378481815","https://openalex.org/W2093992207","https://openalex.org/W2085028021","https://openalex.org/W3094139610","https://openalex.org/W2146990170","https://openalex.org/W2129978639","https://openalex.org/W2085176118","https://openalex.org/W304800142","https://openalex.org/W2388325543"],"abstract_inverted_index":{"This":[0],"work":[1,136],"proposes":[2],"asynchronous":[3,27,51],"interleaved":[4],"scan":[5,93,117],"architecture":[6,94],"(AISA)":[7],"intended":[8],"for":[9,17,33,60,73,97,113,148],"the":[10,46,82,85,116],"internal":[11],"structure":[12],"of":[13,48,84,115,126,132,134],"online":[14],"Built-in":[15],"Self-test":[16],"Null":[18],"Convention":[19],"Logic":[20],"(NCL)":[21],"circuits.":[22],"NCL":[23,61,88,98],"is":[24,62,129],"a":[25,92],"robust":[26,87],"paradigm":[28],"which":[29,128],"can":[30,104],"target":[31],"devices":[32],"long-life":[34],"missions":[35],"and":[36,80,100],"hard-to-access":[37],"environments.":[38],"However,":[39],"on-line":[40,74,109],"self-test":[41],"methods":[42],"adapted":[43],"to":[44],"match":[45],"characteristics":[47],"this":[49,103],"important":[50],"method":[52],"are":[53,119],"not":[54,141],"available":[55],"currently.":[56],"Existing":[57],"test":[58,66,69],"hardware":[59,70],"based":[63],"on":[64],"synchronous":[65],"elements.":[67],"Such":[68],"when":[71],"used":[72],"testing":[75],"could":[76],"introduce":[77],"metastability":[78],"issues":[79],"reduce":[81],"reliability":[83],"highly":[86],"devices.":[89],"We":[90],"propose":[91],"specifically":[95],"designed":[96],"circuits":[99],"demonstrate":[101],"how":[102],"be":[105],"integrated":[106],"into":[107],"an":[108,122],"BIST":[110],"architecture.":[111],"Results":[112],"timing":[114],"cell":[118],"shown":[120],"with":[121],"average":[123],"area":[124],"overhead":[125],"10%,":[127],"only":[130],"35%":[131],"that":[133],"previous":[135],"[1].":[137],"Furthermore":[138],"we":[139],"do":[140],"need":[142],"clock":[143],"trees":[144],"or":[145],"double":[146],"latches":[147],"sync/async":[149],"interfaces.":[150]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}