{"id":"https://openalex.org/W2511749978","doi":"https://doi.org/10.1109/iscas.2016.7527346","title":"Robust near-threshold inverter with improved performance for ultra-low power applications","display_name":"Robust near-threshold inverter with improved performance for ultra-low power applications","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2511749978","doi":"https://doi.org/10.1109/iscas.2016.7527346","mag":"2511749978"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2016.7527346","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527346","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103072785","display_name":"MD Shazzad Hossain","orcid":"https://orcid.org/0000-0002-7689-7526"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Md Shazzad Hossain","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059641297","display_name":"Ioannis Savidis","orcid":"https://orcid.org/0000-0003-4230-1795"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ioannis Savidis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Drexel University, Philadelphia, PA","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5103072785"],"corresponding_institution_ids":["https://openalex.org/I72816309"],"apc_list":null,"apc_paid":null,"fwci":0.5623,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71007767,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"98","issue":null,"first_page":"738","last_page":"741"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7054829001426697},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6914873719215393},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6579340696334839},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6500992178916931},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.6411990523338318},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.6149792671203613},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5717318058013916},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5688114166259766},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.5614252090454102},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5471758246421814},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.5469144582748413},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5391756296157837},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4671584665775299},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.4562167227268219},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4383247196674347},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4146324098110199},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.354503333568573},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3323345184326172},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3078515827655792},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.24277427792549133},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.15437227487564087}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7054829001426697},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6914873719215393},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6579340696334839},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6500992178916931},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.6411990523338318},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.6149792671203613},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5717318058013916},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5688114166259766},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.5614252090454102},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5471758246421814},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.5469144582748413},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5391756296157837},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4671584665775299},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.4562167227268219},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4383247196674347},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4146324098110199},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.354503333568573},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3323345184326172},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3078515827655792},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.24277427792549133},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.15437227487564087},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2016.7527346","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527346","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1998525920","https://openalex.org/W2010635096","https://openalex.org/W2096757148","https://openalex.org/W2097840688","https://openalex.org/W2098514005","https://openalex.org/W2102653533","https://openalex.org/W2103684670","https://openalex.org/W2156638740","https://openalex.org/W2168159483","https://openalex.org/W2202138637","https://openalex.org/W4241467576","https://openalex.org/W6688209939"],"related_works":["https://openalex.org/W2171566066","https://openalex.org/W2114346412","https://openalex.org/W2102653533","https://openalex.org/W2178512053","https://openalex.org/W4242766712","https://openalex.org/W2112242076","https://openalex.org/W2082591327","https://openalex.org/W1601832081","https://openalex.org/W2032786864","https://openalex.org/W1491122910"],"abstract_inverted_index":{"Near-threshold":[0],"computing":[1,19],"(NTC)":[2],"is":[3,73,153,164],"a":[4,91],"promising":[5],"technique":[6],"for":[7,17,22,75],"low":[8],"power":[9,101,124],"applications.":[10],"In":[11,142],"this":[12],"paper,":[13],"novel":[14],"circuit":[15],"techniques":[16],"near-threshold":[18,87,92,156],"are":[20,36,51],"developed":[21],"improved":[23,165],"power,":[24,77],"performance,":[25],"and":[26,41,58,67,79,86],"robustness":[27,145],"to":[28,112,136,151,172],"noise.":[29],"Two":[30],"separate":[31],"differential":[32],"signaling":[33],"based":[34],"circuits":[35,50],"proposed":[37,49,69,148],"which":[38],"outperform":[39],"CMOS":[40,113,173],"current-mode":[42,55],"logic":[43,56,71,96,119,138,149],"(CML)":[44],"operating":[45,88,139],"at":[46,82,140],"near-threshold.":[47,141],"The":[48,115],"described":[52],"as":[53,110,134,170],"dynamic":[54],"(DCML)":[57],"latched":[59],"DCML":[60,70,95,118],"(LDCML).":[61],"Characterization":[62],"of":[63,117,146,162],"the":[64,68,84,94,99,106,122,130,144,147,159],"CMOS,":[65],"CML,":[66],"families":[72,150],"performed":[74],"area,":[76],"performance":[78,107,131],"noise":[80,152,160],"immunity":[81],"both":[83,158],"nominal":[85],"voltages.":[89],"At":[90,155],"voltage,":[93],"family":[97],"reduces":[98,121],"total":[100,123],"by":[102,108,126,132,166],"32%":[103],"while":[104,128],"improving":[105,129],"82%":[109],"compared":[111,135,171],"logic.":[114,174],"use":[116],"also":[120],"consumption":[125],"92%":[127],"64%":[133],"CML":[137],"addition,":[143],"analyzed.":[154],"voltages,":[157],"margins":[161],"LDCML":[163],"more":[167],"than":[168],"1.4x":[169]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}