{"id":"https://openalex.org/W2512675568","doi":"https://doi.org/10.1109/iscas.2016.7527340","title":"Intra mode power saving methodology for CGRA-based reconfigurable processor architectures","display_name":"Intra mode power saving methodology for CGRA-based reconfigurable processor architectures","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2512675568","doi":"https://doi.org/10.1109/iscas.2016.7527340","mag":"2512675568"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2016.7527340","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031971317","display_name":"Narasinga Rao Miniskar","orcid":"https://orcid.org/0000-0001-8259-8891"},"institutions":[{"id":"https://openalex.org/I4210139030","display_name":"Samsung (India)","ror":"https://ror.org/04cpx2569","country_code":"IN","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4210139030"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Narasinga Rao Miniskar","raw_affiliation_strings":["DMC, Samsung R&D Institute India, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"DMC, Samsung R&D Institute India, Bangalore, India","institution_ids":["https://openalex.org/I4210139030"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101159518","display_name":"Rahul Patil","orcid":null},"institutions":[{"id":"https://openalex.org/I4210139030","display_name":"Samsung (India)","ror":"https://ror.org/04cpx2569","country_code":"IN","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4210139030"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rahul R Patil","raw_affiliation_strings":["DMC, Samsung R&D Institute India, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"DMC, Samsung R&D Institute India, Bangalore, India","institution_ids":["https://openalex.org/I4210139030"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085051959","display_name":"Raj Narayana Gadde","orcid":null},"institutions":[{"id":"https://openalex.org/I4210139030","display_name":"Samsung (India)","ror":"https://ror.org/04cpx2569","country_code":"IN","type":"company","lineage":["https://openalex.org/I2250650973","https://openalex.org/I4210139030"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Raj Narayana Gadde","raw_affiliation_strings":["DMC, Samsung R&D Institute India, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"DMC, Samsung R&D Institute India, Bangalore, India","institution_ids":["https://openalex.org/I4210139030"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051479006","display_name":"Young-chul Rams Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Young-chul Rams Cho","raw_affiliation_strings":["Multimedia Computing Lab, Samsung Electronics, Suwon-si, Korea"],"affiliations":[{"raw_affiliation_string":"Multimedia Computing Lab, Samsung Electronics, Suwon-si, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014007913","display_name":"Sukjin Kim","orcid":"https://orcid.org/0000-0003-2232-2038"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sukjin Kim","raw_affiliation_strings":["Multimedia Computing Lab, Samsung Electronics, Suwon-si, Korea"],"affiliations":[{"raw_affiliation_string":"Multimedia Computing Lab, Samsung Electronics, Suwon-si, Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113698309","display_name":"Shi Hwa Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Shi Hwa Lee","raw_affiliation_strings":["Multimedia Computing Lab, Samsung Electronics, Suwon-si, Korea"],"affiliations":[{"raw_affiliation_string":"Multimedia Computing Lab, Samsung Electronics, Suwon-si, Korea","institution_ids":["https://openalex.org/I2250650973"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5031971317"],"corresponding_institution_ids":["https://openalex.org/I4210139030"],"apc_list":null,"apc_paid":null,"fwci":2.2628,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.87357872,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"714","last_page":"717"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9143490791320801},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8461296558380127},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5701504349708557},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.5617229342460632},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.5554705262184143},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.5314480066299438},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5191525816917419},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4721676707267761},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4232769012451172},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3974703550338745},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.354783833026886},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11438784003257751},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.11069557070732117}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9143490791320801},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8461296558380127},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5701504349708557},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.5617229342460632},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.5554705262184143},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.5314480066299438},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5191525816917419},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4721676707267761},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4232769012451172},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3974703550338745},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.354783833026886},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11438784003257751},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.11069557070732117},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2016.7527340","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527340","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8299999833106995,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W313221277","https://openalex.org/W1978586245","https://openalex.org/W1983592488","https://openalex.org/W1993385983","https://openalex.org/W2020818734","https://openalex.org/W2039940082","https://openalex.org/W2047049615","https://openalex.org/W2054388295","https://openalex.org/W2058244807","https://openalex.org/W2104101423","https://openalex.org/W2106720482","https://openalex.org/W2113682982","https://openalex.org/W2119724710","https://openalex.org/W2123412205","https://openalex.org/W2171305477","https://openalex.org/W2219626423","https://openalex.org/W2412162811","https://openalex.org/W4229733388","https://openalex.org/W4246246179","https://openalex.org/W4249785026","https://openalex.org/W6660398158","https://openalex.org/W6677290210"],"related_works":["https://openalex.org/W2059502833","https://openalex.org/W2097051108","https://openalex.org/W2581286023","https://openalex.org/W2054117411","https://openalex.org/W4253933660","https://openalex.org/W3148322066","https://openalex.org/W2123715095","https://openalex.org/W4236818014","https://openalex.org/W1963677989","https://openalex.org/W788524553"],"abstract_inverted_index":{"Reconfigurable":[0,6,160],"processors":[1],"(RP)":[2],"such":[3,20],"as":[4,21],"Samsung":[5],"Processor":[7],"(SRP)":[8],"are":[9,135],"best":[10],"suited":[11],"for":[12,59,178],"wide":[13],"range":[14],"of":[15,32,49,55,69,80,111,131,153,189],"embedded":[16],"DSP":[17,61],"application":[18],"domains":[19],"image,":[22],"audio,":[23],"video":[24],"and":[25,44,86,125,186,207],"vision":[26],"processing.":[27],"It":[28],"provides":[29,39],"great":[30],"flexibility":[31],"hardware":[33],"reconfigurability":[34],"through":[35],"software":[36,99],"solution":[37],"which":[38,180],"high-performance":[40],"computing":[41],"with":[42,217],"low-energy":[43],"fast":[45],"time-to-market.":[46],"Power":[47],"consumption":[48],"the":[50,56,64,102,141,203],"processor":[51],"architecture":[52],"is":[53],"one":[54],"important":[57],"considerations":[58],"mobile":[60],"solutions.":[62],"However,":[63],"performance":[65],"critical":[66],"code":[67],"sections":[68],"applications":[70],"mapped":[71],"to":[72,90,139,156,198,209,223],"RPs":[73],"may":[74],"not":[75],"utilize":[76],"all":[77],"minicores":[78,106,142],"(group":[79],"functional":[81,120],"units,":[82,121],"local":[83,122],"register":[84,123,129],"files":[85,130],"their":[87],"connections)":[88],"due":[89],"low":[91],"ILP":[92],"(Instruction":[93],"Level":[94],"Parallelism)":[95],"even":[96],"after":[97],"exploring":[98],"pipelining":[100],"by":[101],"compiler.":[103],"The":[104],"unused":[105,182],"can":[107],"consume":[108],"considerable":[109],"amount":[110],"power":[112,114,200,211],"(including":[113],"leakage)":[115],"from":[116,127,146],"configuration":[117],"memory":[118],"banks,":[119],"files,":[124],"also":[126],"central":[128],"RP":[132,138,154,179],"architectures.":[133],"There":[134],"approaches":[136],"in":[137,202,213,226],"power-gate":[140],"when":[143],"we":[144,169],"switch":[145],"VLIW":[147,185,215],"(Very":[148],"Large":[149],"Instruction":[150],"Word)":[151],"mode":[152,162,188,206],"operation":[155],"CGRA":[157,187,205],"(Coarse":[158],"Grained":[159],"Array)":[161],"(inter-mode":[163],"power-gating":[164,176,219],"exploration).":[165],"In":[166],"this":[167],"paper,":[168],"propose":[170],"a":[171],"novel":[172],"programmer":[173],"directive":[174],"based":[175],"technique":[177],"explores":[181],"resources":[183],"during":[184],"execution":[190],"(intra-mode":[191],"power-gating).":[192],"Our":[193],"approach":[194],"has":[195],"shown":[196],"up":[197,208],"33%":[199],"savings":[201,212],"SRP":[204,214],"56%":[210],"mode,":[216],"additional":[218],"circuits":[220],"that":[221],"contribute":[222],"<;1%":[224],"increase":[225],"die":[227],"area.":[228]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}