{"id":"https://openalex.org/W2511812656","doi":"https://doi.org/10.1109/iscas.2016.7527259","title":"A scalable 3-phase polar decoder","display_name":"A scalable 3-phase polar decoder","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2511812656","doi":"https://doi.org/10.1109/iscas.2016.7527259","mag":"2511812656"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2016.7527259","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527259","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079950326","display_name":"Bertrand Le Gal","orcid":"https://orcid.org/0000-0003-2269-8756"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Bertrand Le Gal","raw_affiliation_strings":["Bordeaux INP, University of Bordeaux, Talence, France","IMS - Laboratoire de l'int\u00e9gration, du mat\u00e9riau au syst\u00e8me (33405 TALENCE CEDEX - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bordeaux INP, University of Bordeaux, Talence, France","institution_ids":["https://openalex.org/I4210160189","https://openalex.org/I15057530"]},{"raw_affiliation_string":"IMS - Laboratoire de l'int\u00e9gration, du mat\u00e9riau au syst\u00e8me (33405 TALENCE CEDEX - France)","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000320277","display_name":"Camille Leroux","orcid":"https://orcid.org/0000-0002-4984-3485"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Camille Leroux","raw_affiliation_strings":["Bordeaux INP, University of Bordeaux, Talence, France","IMS - Laboratoire de l'int\u00e9gration, du mat\u00e9riau au syst\u00e8me (33405 TALENCE CEDEX - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bordeaux INP, University of Bordeaux, Talence, France","institution_ids":["https://openalex.org/I4210160189","https://openalex.org/I15057530"]},{"raw_affiliation_string":"IMS - Laboratoire de l'int\u00e9gration, du mat\u00e9riau au syst\u00e8me (33405 TALENCE CEDEX - France)","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031142198","display_name":"Christophe J\u00e9go","orcid":"https://orcid.org/0000-0001-5964-6277"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Christophe Jego","raw_affiliation_strings":["Bordeaux INP, University of Bordeaux, Talence, France","IMS - Laboratoire de l'int\u00e9gration, du mat\u00e9riau au syst\u00e8me (33405 TALENCE CEDEX - France)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bordeaux INP, University of Bordeaux, Talence, France","institution_ids":["https://openalex.org/I4210160189","https://openalex.org/I15057530"]},{"raw_affiliation_string":"IMS - Laboratoire de l'int\u00e9gration, du mat\u00e9riau au syst\u00e8me (33405 TALENCE CEDEX - France)","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8863,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.78432817,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"417","last_page":"420"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9947999715805054,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.8248230814933777},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.8245543241500854},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7438883781433105},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.7035108804702759},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.627587080001831},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6273831129074097},{"id":"https://openalex.org/keywords/polar","display_name":"Polar","score":0.5425065755844116},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5347812175750732},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49642306566238403},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3338751196861267},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3330705165863037},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12075993418693542},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09010764956474304}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.8248230814933777},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.8245543241500854},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7438883781433105},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.7035108804702759},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.627587080001831},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6273831129074097},{"id":"https://openalex.org/C29705727","wikidata":"https://www.wikidata.org/wiki/Q294562","display_name":"Polar","level":2,"score":0.5425065755844116},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5347812175750732},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49642306566238403},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3338751196861267},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3330705165863037},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12075993418693542},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09010764956474304},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2016.7527259","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527259","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01699147v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01699147","pdf_url":null,"source":{"id":"https://openalex.org/S4406922276","display_name":"INRIA a CCSD electronic archive server","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS), May 2016, Montr\u00e9al, France. &#x27E8;10.1109/ISCAS.2016.7527259&#x27E9;","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1574567957","https://openalex.org/W1654863756","https://openalex.org/W2003204237","https://openalex.org/W2010365725","https://openalex.org/W2045276811","https://openalex.org/W2051040090","https://openalex.org/W2051270424","https://openalex.org/W2067040891","https://openalex.org/W2084346236","https://openalex.org/W2143766527","https://openalex.org/W2150498905","https://openalex.org/W2163509114","https://openalex.org/W2399042739","https://openalex.org/W2763873148","https://openalex.org/W3103925037","https://openalex.org/W4297054414"],"related_works":["https://openalex.org/W2798215405","https://openalex.org/W2990962948","https://openalex.org/W2111241003","https://openalex.org/W2084169748","https://openalex.org/W2024574431","https://openalex.org/W2117300767","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W4225363558"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,40,89],"3-phase":[6,53],"polar":[7,96],"codes":[8],"Successive":[9],"Cancellation":[10],"(SC)":[11],"decoder.":[12],"Benefiting":[13],"from":[14],"the":[15,19,35,48,79,82],"local":[16],"properties":[17],"of":[18,47,70,81],"decoding":[20],"tree,":[21],"3":[22,29],"zones":[23],"are":[24,56],"defined":[25],"and":[26,62,76],"associated":[27],"to":[28,65],"distinct":[30],"sub-decoders.":[31],"This":[32],"approach":[33],"reduces":[34],"memory":[36,80],"footprint":[37],"while":[38],"guaranteeing":[39],"better":[41],"scalability":[42],"in":[43,68],"comparison":[44],"with":[45],"state":[46],"art":[49],"SC":[50,54],"decoders.":[51],"Several":[52],"decoders":[55],"implemented":[57],"on":[58],"an":[59],"FPGA":[60],"circuit":[61],"compare":[63],"favorably":[64],"state-of-the-art":[66],"implementations":[67],"terms":[69],"distributed":[71],"hardware":[72],"resources":[73],"(LUT,":[74],"D-FF)":[75],"throughput.":[77],"Moreover,":[78],"decoder":[83],"is":[84],"reduced":[85],"by":[86],"37%":[87],"for":[88],"N":[90],"=":[91],"2":[92],"<sup":[93],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[94],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">21</sup>":[95],"codes.":[97]},"counts_by_year":[{"year":2022,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}