{"id":"https://openalex.org/W2510718891","doi":"https://doi.org/10.1109/iscas.2016.7527201","title":"Time-domain PLL modeling and RJ/DJ jitter decomposition","display_name":"Time-domain PLL modeling and RJ/DJ jitter decomposition","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2510718891","doi":"https://doi.org/10.1109/iscas.2016.7527201","mag":"2510718891"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2016.7527201","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527201","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045928770","display_name":"Klodjan Bidaj","orcid":"https://orcid.org/0000-0003-4897-4130"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Klodjan Bidaj","raw_affiliation_strings":["HSI Team, STMicroelectronics, Grenoble, France","University of Bordeaux, IMS Laboratory, Bordeaux, France"],"affiliations":[{"raw_affiliation_string":"HSI Team, STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"University of Bordeaux, IMS Laboratory, Bordeaux, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I15057530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109586805","display_name":"Jean-Baptiste B\u00e9gueret","orcid":null},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jean-Baptiste Begueret","raw_affiliation_strings":["University of Bordeaux, IMS Laboratory, Bordeaux, France"],"affiliations":[{"raw_affiliation_string":"University of Bordeaux, IMS Laboratory, Bordeaux, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I15057530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054499553","display_name":"Nabil Houdali","orcid":null},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Nabil Houdali","raw_affiliation_strings":["University of Bordeaux, IMS Laboratory, Bordeaux, France"],"affiliations":[{"raw_affiliation_string":"University of Bordeaux, IMS Laboratory, Bordeaux, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I15057530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020112358","display_name":"Jerome Deroo","orcid":"https://orcid.org/0000-0002-4584-3867"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Jerome Deroo","raw_affiliation_strings":["HSI Team, STMicroelectronics, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"HSI Team, STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082871756","display_name":"S\u00e9bastien Rieubon","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Sebastien Rieubon","raw_affiliation_strings":["HSI Team, STMicroelectronics, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"HSI Team, STMicroelectronics, Grenoble, France","institution_ids":["https://openalex.org/I4210104693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5045928770"],"corresponding_institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210104693","https://openalex.org/I4210157089","https://openalex.org/I4210160189"],"apc_list":null,"apc_paid":null,"fwci":0.9188,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.77934005,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"185","last_page":"188"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9656497240066528},{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.9561309814453125},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7760095596313477},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.623616635799408},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.4900931119918823},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.48149073123931885},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44285884499549866},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2104656994342804},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.13979408144950867},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11917901039123535}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9656497240066528},{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.9561309814453125},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7760095596313477},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.623616635799408},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.4900931119918823},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.48149073123931885},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44285884499549866},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2104656994342804},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.13979408144950867},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11917901039123535},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2016.7527201","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527201","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1527741530","https://openalex.org/W1994393408","https://openalex.org/W2008250178","https://openalex.org/W2045051338","https://openalex.org/W2074997512","https://openalex.org/W2101347627","https://openalex.org/W2112495194","https://openalex.org/W2153810672","https://openalex.org/W2155789024","https://openalex.org/W2243275259","https://openalex.org/W6652195019","https://openalex.org/W6690658645"],"related_works":["https://openalex.org/W2091946342","https://openalex.org/W2003312501","https://openalex.org/W1520599922","https://openalex.org/W1933111953","https://openalex.org/W2510718891","https://openalex.org/W1994021281","https://openalex.org/W2102417914","https://openalex.org/W2139484866","https://openalex.org/W2624154251","https://openalex.org/W653725568"],"abstract_inverted_index":{"Bit":[0],"rates":[1],"of":[2,22,60,79,93,96,186],"high":[3],"speed":[4],"serial":[5],"links":[6],"(USB,":[7],"SATA,":[8],"PCI-express,":[9],"etc.)":[10],"have":[11],"reached":[12],"the":[13,23,35,46,57,61,66,94,103,113,121,153,184,193],"multi-gigabits":[14],"per":[15],"second,":[16],"and":[17,45,69,99,119,145,163,174,182,189],"continue":[18],"to":[19,28,49,75,137,151],"increase.":[20],"Two":[21],"major":[24],"electrical":[25],"parameters":[26],"used":[27],"characterize":[29],"SerDes":[30,63,84,194],"Integrated":[31],"Circuit":[32],"performance":[33],"are":[34],"transmitted":[36],"jitter":[37,51,68,101,147,161,188],"at":[38,52],"a":[39,53,109,157],"given":[40,54],"bit":[41],"error":[42],"rate":[43],"(BER)":[44],"receiver":[47],"capacity":[48],"track":[50],"BER.":[55],"Modeling":[56,167],"phase":[58,87,116],"noise":[59,117],"different":[62],"components,":[64],"extracting":[65],"time":[67,122,126],"decomposing":[70],"it,":[71],"would":[72],"help":[73,178],"designers":[74,179],"achieve":[76],"desired":[77],"Figure":[78],"Merit":[80],"(FoM)":[81],"for":[82,111,160],"future":[83],"versions.":[85],"The":[86,140],"locked":[88],"loop":[89,131],"(PLL)":[90],"is":[91,133,165],"one":[92],"contributors":[95],"clock":[97],"random":[98,144],"periodic":[100],"inside":[102],"system":[104],"[1].":[105],"This":[106],"paper":[107],"presents":[108],"method":[110],"modeling":[112],"PLL":[114,130,154],"with":[115,172],"injection":[118],"estimating":[120],"domain":[123,127],"jitter.":[124,139],"A":[125],"model":[128],"including":[129],"nonlinearities":[132],"created":[134],"in":[135],"order":[136,150],"estimate":[138],"Standard":[141],"Organizations":[142],"specify":[143],"deterministic":[146,187],"budgets.":[148],"In":[149],"decompose":[152],"output":[155],"jitter,":[156],"new":[158],"technique":[159,176],"analysis":[162],"decomposition":[164],"proposed.":[166],"simulation":[168],"results":[169],"correlate":[170],"well":[171],"measurements":[173],"this":[175],"will":[177],"properly":[180],"identify":[181],"quantify":[183],"sources":[185],"their":[190],"impact":[191],"on":[192],"system.":[195]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}