{"id":"https://openalex.org/W2515354504","doi":"https://doi.org/10.1109/iscas.2016.7527155","title":"Delay-locked loop based frequency quadrupler with wide operating range and fast locking characteristics","display_name":"Delay-locked loop based frequency quadrupler with wide operating range and fast locking characteristics","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2515354504","doi":"https://doi.org/10.1109/iscas.2016.7527155","mag":"2515354504"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2016.7527155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527155","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002438548","display_name":"Yuan Wang","orcid":"https://orcid.org/0000-0002-4951-4286"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuan Wang","raw_affiliation_strings":["Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University, Beijing, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University, Beijing, P.R. China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089422339","display_name":"Yuequan Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuequan Liu","raw_affiliation_strings":["Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University, Beijing, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University, Beijing, P.R. China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031934839","display_name":"Mengyin Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mengyin Jiang","raw_affiliation_strings":["Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University, Beijing, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University, Beijing, P.R. China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113680517","display_name":"Song Jia","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Song Jia","raw_affiliation_strings":["Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University, Beijing, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University, Beijing, P.R. China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100399159","display_name":"Xing Zhang","orcid":"https://orcid.org/0000-0003-3589-7463"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xing Zhang","raw_affiliation_strings":["Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University, Beijing, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University, Beijing, P.R. China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5581,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.71517795,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.7277362942695618},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5606879591941833},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5514892935752869},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.5150691866874695},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.48610663414001465},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4650130867958069},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.4189954400062561},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.3863774240016937},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3636009991168976},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.32067441940307617},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.27358919382095337},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.2478855550289154},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20443448424339294},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1999346911907196},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1769498884677887},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.1487015187740326}],"concepts":[{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.7277362942695618},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5606879591941833},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5514892935752869},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.5150691866874695},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.48610663414001465},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4650130867958069},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.4189954400062561},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.3863774240016937},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3636009991168976},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.32067441940307617},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.27358919382095337},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.2478855550289154},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20443448424339294},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1999346911907196},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1769498884677887},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.1487015187740326},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2016.7527155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2016.7527155","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1964844765","https://openalex.org/W1995161781","https://openalex.org/W2059008798","https://openalex.org/W2081633331","https://openalex.org/W2116788671","https://openalex.org/W2158028499","https://openalex.org/W2179521998","https://openalex.org/W2544113719"],"related_works":["https://openalex.org/W2301158783","https://openalex.org/W2124909075","https://openalex.org/W2133120878","https://openalex.org/W2354050524","https://openalex.org/W2083878249","https://openalex.org/W2401743820","https://openalex.org/W3177439118","https://openalex.org/W3120154297","https://openalex.org/W2169622190","https://openalex.org/W2515354504"],"abstract_inverted_index":{"A":[0,70],"wide":[1,67],"operating":[2,68],"range":[3,121],"and":[4,18,36,66,128],"fast":[5],"locking":[6,64],"delay-locked":[7],"loop":[8],"(DLL)":[9],"based":[10],"frequency":[11,99,115,120],"quadrupler":[12],"that":[13],"includes":[14],"an":[15,19],"eight-phase-clock":[16,25],"generator":[17,26,35,56,77],"edge":[20],"combiner":[21],"is":[22,27],"proposed.":[23],"The":[24,54],"composed":[28],"of":[29],"a":[30,33,37,58,109,119],"coarse-code":[31,55],"generator,":[32],"fine-code":[34,71,76],"digital":[38],"controlled":[39],"delay":[40,46],"line,":[41],"which":[42],"uses":[43],"four":[44],"differential":[45],"units":[47],"to":[48,61,82,97,125,132],"generate":[49],"equally":[50],"spaced":[51],"eight-phase":[52,95],"clocks.":[53],"adopts":[57],"time-to-digital":[59],"scheme":[60],"achieve":[62],"short":[63],"time":[65],"range.":[69],"digital-to-analog":[72],"converter":[73],"in":[74,108],"the":[75,79,89,94],"converts":[78],"fine":[80],"codes":[81],"analog":[83],"voltage":[84],"for":[85],"high":[86],"precision.":[87],"Moreover,":[88],"novel":[90],"edge-combiner":[91],"circuit":[92],"combines":[93],"clocks":[96],"x4":[98],"output":[100],"with":[101],"50%":[102],"duty":[103],"cycle":[104],"ratio.":[105],"Experimental":[106],"results":[107],"65-nm":[110],"CMOS":[111],"process":[112],"show":[113],"this":[114],"multiplier":[116],"can":[117],"cover":[118],"from":[122],"320":[123],"MHz":[124],"2.4":[126],"GHz":[127],"cost":[129],"5~40":[130],"cycles":[131],"finish":[133],"locking.":[134]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}