{"id":"https://openalex.org/W1498424822","doi":"https://doi.org/10.1109/iscas.2015.7169333","title":"A 1.7-GHz wide-band CMOS LC-VCO with 7-Bit coarse control","display_name":"A 1.7-GHz wide-band CMOS LC-VCO with 7-Bit coarse control","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1498424822","doi":"https://doi.org/10.1109/iscas.2015.7169333","mag":"1498424822"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2015.7169333","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7169333","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087490497","display_name":"Carlos S\u00e1nchez\u2010Azqueta","orcid":"https://orcid.org/0000-0002-8236-825X"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"C. Sanchez-Azqueta","raw_affiliation_strings":["Group of Electronic Design (GDE), Universidad de Zaragoza, Zaragoza, Spain","Group of Electronic Design (GDE), Arag\u00f3n Institute of Engineering Research (i3A), Facultad de Ciencias, Universidad de Zaragoza, Zaragoza, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Electronic Design (GDE), Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Group of Electronic Design (GDE), Arag\u00f3n Institute of Engineering Research (i3A), Facultad de Ciencias, Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102850276","display_name":"J. Aguirre","orcid":"https://orcid.org/0000-0002-8843-7148"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Aguirre","raw_affiliation_strings":["Group of Electronic Design (GDE), Universidad de Zaragoza, Zaragoza, Spain","Group of Electronic Design (GDE), Arag\u00f3n Institute of Engineering Research (i3A), Facultad de Ciencias, Universidad de Zaragoza, Zaragoza, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Electronic Design (GDE), Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Group of Electronic Design (GDE), Arag\u00f3n Institute of Engineering Research (i3A), Facultad de Ciencias, Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020334235","display_name":"C. Gimeno","orcid":"https://orcid.org/0000-0003-4261-7837"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"C. Gimeno","raw_affiliation_strings":["Group of Electronic Design (GDE), Universidad de Zaragoza, Zaragoza, Spain","Group of Electronic Design (GDE), Arag\u00f3n Institute of Engineering Research (i3A), Facultad de Ciencias, Universidad de Zaragoza, Zaragoza, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Electronic Design (GDE), Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Group of Electronic Design (GDE), Arag\u00f3n Institute of Engineering Research (i3A), Facultad de Ciencias, Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047274950","display_name":"C. Aldea","orcid":"https://orcid.org/0000-0003-2874-6368"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"C. Aldea","raw_affiliation_strings":["Group of Electronic Design (GDE), Universidad de Zaragoza, Zaragoza, Spain","Group of Electronic Design (GDE), Arag\u00f3n Institute of Engineering Research (i3A), Facultad de Ciencias, Universidad de Zaragoza, Zaragoza, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Electronic Design (GDE), Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Group of Electronic Design (GDE), Arag\u00f3n Institute of Engineering Research (i3A), Facultad de Ciencias, Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075718351","display_name":"S. Celma","orcid":"https://orcid.org/0000-0003-0182-7723"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"S. Celma","raw_affiliation_strings":["Group of Electronic Design (GDE), Universidad de Zaragoza, Zaragoza, Spain","Group of Electronic Design (GDE), Arag\u00f3n Institute of Engineering Research (i3A), Facultad de Ciencias, Universidad de Zaragoza, Zaragoza, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Electronic Design (GDE), Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Group of Electronic Design (GDE), Arag\u00f3n Institute of Engineering Research (i3A), Facultad de Ciencias, Universidad de Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4058,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.83056007,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"3060","last_page":"3063"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.8776688575744629},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7454134225845337},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.4825407862663269},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4209061861038208},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3877639174461365},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34423330426216125},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16350218653678894},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10794302821159363},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07159149646759033}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.8776688575744629},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7454134225845337},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.4825407862663269},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4209061861038208},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3877639174461365},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34423330426216125},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16350218653678894},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10794302821159363},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07159149646759033}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2015.7169333","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7169333","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2013967160","https://openalex.org/W2052172687","https://openalex.org/W2061100613","https://openalex.org/W2117349646","https://openalex.org/W2121741926","https://openalex.org/W2159820023"],"related_works":["https://openalex.org/W2078470659","https://openalex.org/W2129748095","https://openalex.org/W2130767819","https://openalex.org/W199268239","https://openalex.org/W2109931173","https://openalex.org/W2532552080","https://openalex.org/W2165893215","https://openalex.org/W1484347560","https://openalex.org/W1981785998","https://openalex.org/W2021800598"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"LC-tank-based":[4],"voltage-controlled":[5],"oscillator,":[6],"fabricated":[7],"in":[8,39],"a":[9,16,22,43,55,60,87,92],"standard":[10],"0.18":[11],"\u03bcm":[12],"CMOS":[13],"technology,":[14],"with":[15],"44":[17],"%":[18],"tuning":[19,61,69],"range":[20],"around":[21],"center":[23],"frequency":[24],"of":[25,32,46,96],"1.7":[26],"GHz.":[27],"To":[28],"minimize":[29],"the":[30,33,67],"impact":[31],"proposed":[34],"oscillator":[35,72],"on":[36],"phase":[37,76],"noise":[38,77],"phase-locked-loops,":[40],"it":[41],"has":[42,73],"coarse":[44],"control":[45],"2":[47],"<sup":[48],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[49],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">7</sup>":[50],"-1":[51],"levels,":[52],"driven":[53],"by":[54],"7-bit":[56],"digital":[57],"word,":[58],"achieving":[59],"sensitivity":[62],"below":[63],"35":[64],"MHz/V":[65],"along":[66],"whole":[68],"range.":[70],"The":[71],"-123.4":[74],"dBc/Hz":[75],"at":[78],"1":[79],"MHz":[80],"offset":[81],"and":[82],"draws":[83],"10":[84],"mA":[85],"from":[86],"1.8":[88],"V":[89],"supply,":[90],"yielding":[91],"total":[93],"power/tuning/frequency-normalized":[94],"figure":[95],"merit":[97],"equal":[98],"to":[99],"-5.5":[100],"dB.":[101]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}