{"id":"https://openalex.org/W1578075553","doi":"https://doi.org/10.1109/iscas.2015.7169287","title":"Combinational fault simulation in sequential circuits","display_name":"Combinational fault simulation in sequential circuits","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1578075553","doi":"https://doi.org/10.1109/iscas.2015.7169287","mag":"1578075553"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2015.7169287","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7169287","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010536057","display_name":"Raimund Ubar","orcid":"https://orcid.org/0000-0001-8186-4385"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Raimund Ubar","raw_affiliation_strings":["Department of Computer Engineering, Tallinn, Estonia","Department of Computer Engineering, TTU, Ehitajate tee 5, 19086 Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Department of Computer Engineering, TTU, Ehitajate tee 5, 19086 Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006166007","display_name":"Jaak K\u00f5usaar","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Jaak Kousaar","raw_affiliation_strings":["Department of Computer Engineering, Tallinn, Estonia","Department of Computer Engineering, TTU, Ehitajate tee 5, 19086 Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Department of Computer Engineering, TTU, Ehitajate tee 5, 19086 Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031758355","display_name":"Maksim Gorev","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Maksim Gorev","raw_affiliation_strings":["Department of Computer Engineering, Tallinn, Estonia","Department of Computer Engineering, TTU, Ehitajate tee 5, 19086 Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Department of Computer Engineering, TTU, Ehitajate tee 5, 19086 Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054970559","display_name":"Sergei Devadze","orcid":"https://orcid.org/0000-0001-7445-3801"},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Sergei Devadze","raw_affiliation_strings":["Department of Computer Engineering, Tallinn, Estonia","Department of Computer Engineering, TTU, Ehitajate tee 5, 19086 Tallinn, Estonia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]},{"raw_affiliation_string":"Department of Computer Engineering, TTU, Ehitajate tee 5, 19086 Tallinn, Estonia","institution_ids":["https://openalex.org/I111112146"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I111112146"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2876","last_page":"2879"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.8681423664093018},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.7290334105491638},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6701079607009888},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.6081489324569702},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6055577993392944},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.6033920049667358},{"id":"https://openalex.org/keywords/tracing","display_name":"Tracing","score":0.5503796339035034},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5488609671592712},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.5306854248046875},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.47865211963653564},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45458707213401794},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.44571447372436523},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4269981384277344},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.2592783570289612},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.21535912156105042},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1620834767818451},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07256874442100525}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.8681423664093018},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.7290334105491638},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6701079607009888},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.6081489324569702},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6055577993392944},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.6033920049667358},{"id":"https://openalex.org/C138673069","wikidata":"https://www.wikidata.org/wiki/Q322229","display_name":"Tracing","level":2,"score":0.5503796339035034},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5488609671592712},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.5306854248046875},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.47865211963653564},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45458707213401794},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.44571447372436523},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4269981384277344},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.2592783570289612},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.21535912156105042},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1620834767818451},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07256874442100525},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2015.7169287","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7169287","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W615231762","https://openalex.org/W1967602327","https://openalex.org/W2013465987","https://openalex.org/W2021218329","https://openalex.org/W2057301315","https://openalex.org/W2069246068","https://openalex.org/W2100092298","https://openalex.org/W2102673603","https://openalex.org/W2111705765","https://openalex.org/W2113418391","https://openalex.org/W2126042558","https://openalex.org/W2171438638","https://openalex.org/W3014325818","https://openalex.org/W3144136025","https://openalex.org/W4233176001","https://openalex.org/W4252337063","https://openalex.org/W6662307717"],"related_works":["https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W4240466429","https://openalex.org/W1910267371","https://openalex.org/W2132547051","https://openalex.org/W2109406176","https://openalex.org/W2157154381","https://openalex.org/W2161696808","https://openalex.org/W4252048065","https://openalex.org/W4253743993"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,38,76,128],"very":[3],"fast":[4],"fault":[5,27,118],"simulation":[6,28],"method":[7,138,152],"which":[8,145],"is":[9,52,73,98,117,139],"based":[10],"on":[11,56,62],"exact":[12,121],"parallel":[13,122],"critical":[14,123],"path":[15,124],"tracing":[16,125],"developed":[17],"for":[18],"combinational":[19,31,81,129],"circuits.":[20],"To":[21],"convert":[22],"the":[23,30,36,44,57,67,108,137,142,147,151],"sequential":[24,71,79],"problem":[25],"of":[26,40,49,78,103,136],"into":[29,35,75,100],"one":[32],"we":[33],"introduce":[34],"circuit":[37,72],"set":[39,77],"MISRs":[41,51],"to":[42,53,107],"improve":[43],"circuit's":[45],"observability.":[46],"The":[47,69,94,132],"role":[48],"these":[50,111],"monitor":[54],"signals":[55],"global":[58,86],"feedback":[59,87],"loops,":[60],"and":[61,134,141],"selected":[63,91],"fan-out":[64,92],"stems":[65],"in":[66],"circuit.":[68,131],"given":[70],"partitioned":[74],"or":[80,89],"sub-circuits,":[82],"with":[83],"breakpoints":[84],"at":[85,90],"loops":[88],"stems.":[93],"simulated":[95,119],"test":[96,113],"sequence":[97],"mapped":[99],"local":[101,112],"sets":[102],"input":[104],"patterns":[105],"applied":[106],"sub-circuits.":[109],"For":[110],"patterns,":[114],"each":[115],"sub-circuit":[116],"by":[120,150],"similarly":[126],"as":[127],"equivalent":[130],"feasibility":[133],"correctness":[135],"shown,":[140],"experimental":[143],"results":[144],"demonstrate":[146],"speed-up":[148],"achieved":[149],"are":[153],"provided.":[154]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}