{"id":"https://openalex.org/W1594375429","doi":"https://doi.org/10.1109/iscas.2015.7169183","title":"Constant g&lt;inf&gt;m&lt;/inf&gt; rail-to-rail CMOS OpAmp with only one differential pair and switched level shifters","display_name":"Constant g&lt;inf&gt;m&lt;/inf&gt; rail-to-rail CMOS OpAmp with only one differential pair and switched level shifters","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1594375429","doi":"https://doi.org/10.1109/iscas.2015.7169183","mag":"1594375429"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2015.7169183","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7169183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007752714","display_name":"M. R. Valero","orcid":"https://orcid.org/0000-0002-9416-7092"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. R. Valero","raw_affiliation_strings":["Group of Electronic Design-13A, University of Zaragoza, Zaragoza, Spain","Group of Electronic Design -I3 A, University of Zaragoza, Zaragoza, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Electronic Design-13A, University of Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Group of Electronic Design -I3 A, University of Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084248588","display_name":"Antonio J. L\u00f3pez\u2010Mart\u00edn","orcid":"https://orcid.org/0000-0001-7629-0305"},"institutions":[{"id":"https://openalex.org/I10052268","display_name":"New Mexico State University","ror":"https://ror.org/00hpz7z43","country_code":"US","type":"education","lineage":["https://openalex.org/I10052268"]},{"id":"https://openalex.org/I175051016","display_name":"Universidad P\u00fablica de Navarra (UPNA)","ror":"https://ror.org/02z0cah89","country_code":"ES","type":"education","lineage":["https://openalex.org/I175051016"]},{"id":"https://openalex.org/I88155538","display_name":"Universidad de Navarra","ror":"https://ror.org/02rxc7m23","country_code":"ES","type":"education","lineage":["https://openalex.org/I88155538"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"Antonio Lopez-Martin","raw_affiliation_strings":["Klipsch School of Electrical and Computer Engineering, NMSU, Las Cruces, NM, USA","Dept. of Electr. & Electronic Eng., Public University of Navarra, Pamplona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Klipsch School of Electrical and Computer Engineering, NMSU, Las Cruces, NM, USA","institution_ids":["https://openalex.org/I10052268"]},{"raw_affiliation_string":"Dept. of Electr. & Electronic Eng., Public University of Navarra, Pamplona, Spain","institution_ids":["https://openalex.org/I175051016","https://openalex.org/I88155538"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083830396","display_name":"Alejandro Rom\u00e1n-Loera","orcid":"https://orcid.org/0000-0002-5532-362X"},"institutions":[{"id":"https://openalex.org/I10052268","display_name":"New Mexico State University","ror":"https://ror.org/00hpz7z43","country_code":"US","type":"education","lineage":["https://openalex.org/I10052268"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alejandro Roman-Loera","raw_affiliation_strings":["Klipsch School of Electrical and Computer Engineering, NMSU, Las Cruces, NM, USA","[Klipsch School of Electrical and Computer Engineering, NMSU, Las Cruces, NM, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Klipsch School of Electrical and Computer Engineering, NMSU, Las Cruces, NM, USA","institution_ids":["https://openalex.org/I10052268"]},{"raw_affiliation_string":"[Klipsch School of Electrical and Computer Engineering, NMSU, Las Cruces, NM, USA]","institution_ids":["https://openalex.org/I10052268"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045738320","display_name":"J. Ram\u0131\u0301rez-Angulo","orcid":"https://orcid.org/0000-0001-5977-616X"},"institutions":[{"id":"https://openalex.org/I10052268","display_name":"New Mexico State University","ror":"https://ror.org/00hpz7z43","country_code":"US","type":"education","lineage":["https://openalex.org/I10052268"]},{"id":"https://openalex.org/I175051016","display_name":"Universidad P\u00fablica de Navarra (UPNA)","ror":"https://ror.org/02z0cah89","country_code":"ES","type":"education","lineage":["https://openalex.org/I175051016"]},{"id":"https://openalex.org/I88155538","display_name":"Universidad de Navarra","ror":"https://ror.org/02rxc7m23","country_code":"ES","type":"education","lineage":["https://openalex.org/I88155538"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"Jaime Ramirez-Angulo","raw_affiliation_strings":["Dept. of Electr. & Electronic Eng., Public University of Navarra, Pamplona, Spain","[Klipsch School of Electrical and Computer Engineering, NMSU, Las Cruces, NM, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Electronic Eng., Public University of Navarra, Pamplona, Spain","institution_ids":["https://openalex.org/I175051016","https://openalex.org/I88155538"]},{"raw_affiliation_string":"[Klipsch School of Electrical and Computer Engineering, NMSU, Las Cruces, NM, USA]","institution_ids":["https://openalex.org/I10052268"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089442866","display_name":"R.G. Carvajal","orcid":"https://orcid.org/0000-0003-3891-8987"},"institutions":[{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ramon G. Carvajal","raw_affiliation_strings":["Dept. of Electronic Eng., University of Sevilla, Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Eng., University of Sevilla, Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1819,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.54030079,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"3","issue":null,"first_page":"2461","last_page":"2464"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.7786322832107544},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7539033889770508},{"id":"https://openalex.org/keywords/common-mode-rejection-ratio","display_name":"Common-mode rejection ratio","score":0.596923828125},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5106375813484192},{"id":"https://openalex.org/keywords/power-supply-rejection-ratio","display_name":"Power supply rejection ratio","score":0.4973435699939728},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.494886577129364},{"id":"https://openalex.org/keywords/differential-amplifier","display_name":"Differential amplifier","score":0.4710911214351654},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.44513756036758423},{"id":"https://openalex.org/keywords/common-mode-signal","display_name":"Common-mode signal","score":0.4349654018878937},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40562760829925537},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.379638671875},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.36314916610717773},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.34890052676200867},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3100126385688782},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.0865500271320343}],"concepts":[{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.7786322832107544},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7539033889770508},{"id":"https://openalex.org/C102309569","wikidata":"https://www.wikidata.org/wiki/Q1244941","display_name":"Common-mode rejection ratio","level":5,"score":0.596923828125},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5106375813484192},{"id":"https://openalex.org/C15892472","wikidata":"https://www.wikidata.org/wiki/Q1482413","display_name":"Power supply rejection ratio","level":4,"score":0.4973435699939728},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.494886577129364},{"id":"https://openalex.org/C11722477","wikidata":"https://www.wikidata.org/wiki/Q1056298","display_name":"Differential amplifier","level":4,"score":0.4710911214351654},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.44513756036758423},{"id":"https://openalex.org/C189714311","wikidata":"https://www.wikidata.org/wiki/Q1530371","display_name":"Common-mode signal","level":4,"score":0.4349654018878937},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40562760829925537},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.379638671875},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.36314916610717773},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.34890052676200867},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3100126385688782},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0865500271320343},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2015.7169183","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7169183","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/279f7a17-5435-469a-a37e-ff2f8119ae4d","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/279f7a17-5435-469a-a37e-ff2f8119ae4d","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Valero, M R, Lopez-Martin, A, Roman-Loera, A, Ramirez-Angulo, J & Carvajal, R G 2015, Constant g m rail-to-rail CMOS OpAmp with only one differential pair and switched level shifters. in 2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015., 7169183, Proceedings - IEEE International Symposium on Circuits and Systems, vol. 2015-July, Institute of Electrical and Electronics Engineers (IEEE), pp. 2461-2464. https://doi.org/10.1109/ISCAS.2015.7169183","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:research-information.bris.ac.uk:publications/279f7a17-5435-469a-a37e-ff2f8119ae4d","is_oa":false,"landing_page_url":"https://hdl.handle.net/1983/279f7a17-5435-469a-a37e-ff2f8119ae4d","pdf_url":null,"source":{"id":"https://openalex.org/S7407055359","display_name":"Explore Bristol Research","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Valero, M R, Lopez-Martin, A, Roman-Loera, A, Ramirez-Angulo, J & Carvajal, R G 2015, Constant g m rail-to-rail CMOS OpAmp with only one differential pair and switched level shifters. in 2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015., 7169183, Proceedings - IEEE International Symposium on Circuits and Systems, vol. 2015-July, Institute of Electrical and Electronics Engineers (IEEE), pp. 2461-2464. https://doi.org/10.1109/ISCAS.2015.7169183","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1568895036","https://openalex.org/W1977056950","https://openalex.org/W2059555657","https://openalex.org/W2070252518","https://openalex.org/W2101809138","https://openalex.org/W2110040525","https://openalex.org/W2119640888","https://openalex.org/W2122110207","https://openalex.org/W2122416285","https://openalex.org/W2142100952","https://openalex.org/W2157637127","https://openalex.org/W4300993850","https://openalex.org/W6634247919"],"related_works":["https://openalex.org/W3016853352","https://openalex.org/W2184425600","https://openalex.org/W2020854411","https://openalex.org/W1992977284","https://openalex.org/W2101127877","https://openalex.org/W66547677","https://openalex.org/W4206451047","https://openalex.org/W2165510722","https://openalex.org/W2113246691","https://openalex.org/W3093504667"],"abstract_inverted_index":{"This":[0,79],"paper":[1],"introduces":[2],"a":[3,38],"simple":[4],"approach":[5],"for":[6],"the":[7,30,43,52,55,68],"implementation":[8],"of":[9,32,54],"rail-to-rail":[10,107],"operational":[11],"amplifiers":[12],"(OpAmps)":[13],"with":[14,109],"constant":[15],"g":[16,86],"<sub":[17,87],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[18,88],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">m</sub>":[19,89],"using":[20],"only":[21],"one":[22],"differential":[23,57],"input":[24,47,56,76],"pair.":[25],"It":[26],"is":[27,49,62],"based":[28],"on":[29],"utilization":[31],"switched":[33],"voltage":[34,48,77],"followers":[35],"that":[36,105],"introduce":[37],"DC":[39],"level":[40],"shift":[41],"when":[42],"OpAmp's":[44],"common":[45,74],"mode":[46,75],"lower":[50],"than":[51,99],"headroom":[53],"pair":[58],"(DP).":[59],"Additional":[60],"circuitry":[61,93],"introduced":[63],"in":[64,113],"order":[65],"to":[66,73],"make":[67],"DP":[69],"tail":[70],"current":[71],"insensitive":[72],"variations.":[78,90],"improves":[80],"CMRR":[81],"and":[82,84],"PSRR":[83],"reduces":[85],"The":[91],"additional":[92],"increases":[94],"power":[95],"dissipation":[96],"by":[97],"less":[98],"20%.":[100],"Simulation":[101],"results":[102],"are":[103],"presented":[104],"verify":[106],"operation":[108],"\u00b11.65":[110],"supply":[111],"voltages":[112],"0.5\u03bcm":[114],"CMOS":[115],"technology.":[116]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}