{"id":"https://openalex.org/W1686244731","doi":"https://doi.org/10.1109/iscas.2015.7169149","title":"Evaluation of TFET and FinFET devices and 32-Bit CLA circuits considering work function variation and line-edge roughness","display_name":"Evaluation of TFET and FinFET devices and 32-Bit CLA circuits considering work function variation and line-edge roughness","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1686244731","doi":"https://doi.org/10.1109/iscas.2015.7169149","mag":"1686244731"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2015.7169149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7169149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002903276","display_name":"Chien-Ju Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Chien-Ju Chen","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering & Institute of Electronics National Chiao-Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics National Chiao-Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057265167","display_name":"Yin-Nien Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yin-Nien Chen","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering & Institute of Electronics National Chiao-Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics National Chiao-Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084582698","display_name":"Ming-Long Fan","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Long Fan","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering & Institute of Electronics National Chiao-Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics National Chiao-Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083596674","display_name":"Vita Pi\u2010Ho Hu","orcid":"https://orcid.org/0000-0002-6216-214X"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Vita Pi-Ho Hu","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering & Institute of Electronics National Chiao-Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics National Chiao-Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025664346","display_name":"Pin Su","orcid":"https://orcid.org/0000-0002-8213-4103"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pin Su","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering & Institute of Electronics National Chiao-Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics National Chiao-Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106424690","display_name":"Ching-Te Chuang","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Te Chuang","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","Department of Electronics Engineering & Institute of Electronics National Chiao-Tung University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics National Chiao-Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5002903276"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.1973,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.56715294,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"2325","last_page":"2328"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/homojunction","display_name":"Homojunction","score":0.7320855855941772},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5606666207313538},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4835771918296814},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4497869908809662},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4399045407772064},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.42685043811798096},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4182274341583252},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3882637023925781},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3742552101612091},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3639102280139923},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3076484799385071},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.27985405921936035},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22511005401611328},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19804057478904724},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.125547856092453},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11151021718978882}],"concepts":[{"id":"https://openalex.org/C167456791","wikidata":"https://www.wikidata.org/wiki/Q4737729","display_name":"Homojunction","level":3,"score":0.7320855855941772},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5606666207313538},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4835771918296814},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4497869908809662},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4399045407772064},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.42685043811798096},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4182274341583252},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3882637023925781},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3742552101612091},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3639102280139923},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3076484799385071},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.27985405921936035},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22511005401611328},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19804057478904724},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.125547856092453},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11151021718978882},{"id":"https://openalex.org/C79794668","wikidata":"https://www.wikidata.org/wiki/Q1616270","display_name":"Heterojunction","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2015.7169149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7169149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1995627488","https://openalex.org/W2032197740","https://openalex.org/W2074691295","https://openalex.org/W2093196147","https://openalex.org/W2114131053","https://openalex.org/W2116536163","https://openalex.org/W2164617138","https://openalex.org/W2293484318"],"related_works":["https://openalex.org/W2527731084","https://openalex.org/W2619307913","https://openalex.org/W4200113551","https://openalex.org/W2376573441","https://openalex.org/W2187717486","https://openalex.org/W3161678484","https://openalex.org/W4225985484","https://openalex.org/W1863387014","https://openalex.org/W2558163707","https://openalex.org/W3037574826"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"comprehensively":[4],"investigate":[5],"the":[6,68,85,91,95,123,136],"impacts":[7,86],"of":[8,76,87,98,126,143],"work":[9],"function":[10],"variation":[11],"(WFV)":[12],"and":[13,25,28,44,72,112,118],"fin":[14],"line-edge":[15],"roughness":[16],"(fin":[17],"LER)":[18],"on":[19],"III-V":[20],"homojunction":[21],"tunnel":[22],"FET":[23],"(TFET)":[24],"FinFET":[26,82,132],"devices":[27],"32-bit":[29],"carry-look-ahead":[30],"adder":[31],"(CLA)":[32],"circuits":[33],"operating":[34,64,92],"in":[35],"near-threshold":[36],"region":[37],"using":[38],"atomistic":[39],"3D":[40],"TCAD":[41,55],"mixed-mode":[42],"simulations":[43,46],"HSPICE":[45],"with":[47,54,84],"look-up":[48],"table":[49],"based":[50],"Verilog-A":[51],"models":[52],"calibrated":[53],"simulation":[56],"results.":[57],"The":[58],"results":[59],"indicate":[60],"that":[61],"at":[62],"low":[63],"voltage":[65,93],"(<;":[66],"0.3V),":[67],"CLA":[69,100,128,133],"circuit":[70],"delay":[71],"power-delay":[73],"product":[74],"(PDP)":[75],"TFET":[77,99,127,144],"are":[78],"significantly":[79],"better":[80,107],"than":[81,131],"even":[83],"random":[88],"variations.":[89],"As":[90],"decreases,":[94],"performance":[96],"advantage":[97],"becomes":[101],"more":[102],"significant":[103],"due":[104,134],"to":[105,135],"its":[106],"I":[108,138],"<sub":[109,114,139],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[110,115,140],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">on</sub>":[111],"C":[113],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">g,":[116],"ave</sub>":[117],"their":[119],"smaller":[120],"variability.":[121],"However,":[122],"leakage":[124],"power":[125],"is":[129],"larger":[130],"worse":[137],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">off</sub>":[141],"variability":[142],"devices.":[145]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}