{"id":"https://openalex.org/W1582151967","doi":"https://doi.org/10.1109/iscas.2015.7169135","title":"Thermal-aware floorplanning and layout generation of MOSFET power stages","display_name":"Thermal-aware floorplanning and layout generation of MOSFET power stages","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1582151967","doi":"https://doi.org/10.1109/iscas.2015.7169135","mag":"1582151967"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2015.7169135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7169135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054248235","display_name":"David Guilherme","orcid":null},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]},{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"David Guilherme","raw_affiliation_strings":["Instituto Superior T\u00e9cnico, Lisbon, Portugal","Instituto de Telecomunicac\u00f5es, Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto Superior T\u00e9cnico, Lisbon, Portugal","institution_ids":["https://openalex.org/I4387152517"]},{"raw_affiliation_string":"Instituto de Telecomunicac\u00f5es, Lisbon, Portugal","institution_ids":["https://openalex.org/I4210120471"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076829489","display_name":"Jo\u00e3o Pereira","orcid":"https://orcid.org/0000-0002-8300-3340"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Joao Pereira","raw_affiliation_strings":["Instituto de Telecomunicac\u00f5es, Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Telecomunicac\u00f5es, Lisbon, Portugal","institution_ids":["https://openalex.org/I4210120471"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056512471","display_name":"Nuno Horta","orcid":"https://orcid.org/0000-0002-1687-1447"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]},{"id":"https://openalex.org/I4387152517","display_name":"Instituto Superior T\u00e9cnico","ror":"https://ror.org/03db2by73","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103","https://openalex.org/I4387152517"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Nuno Horta","raw_affiliation_strings":["Instituto Superior T\u00e9cnico, Lisbon, Portugal","Instituto de Telecomunicac\u00f5es, Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto Superior T\u00e9cnico, Lisbon, Portugal","institution_ids":["https://openalex.org/I4387152517"]},{"raw_affiliation_string":"Instituto de Telecomunicac\u00f5es, Lisbon, Portugal","institution_ids":["https://openalex.org/I4210120471"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009254375","display_name":"Jorge Guilherme","orcid":"https://orcid.org/0000-0001-9304-4974"},"institutions":[{"id":"https://openalex.org/I4210120471","display_name":"Instituto de Telecomunica\u00e7\u00f5es","ror":"https://ror.org/02ht4fk33","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I4210120471"]},{"id":"https://openalex.org/I4210126619","display_name":"Instituto Polit\u00e9cnico de Tomar","ror":"https://ror.org/03gsfpp62","country_code":"PT","type":"education","lineage":["https://openalex.org/I4210126619"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jorge Guilherme","raw_affiliation_strings":["Escola Superior de Tecnologia de Tomar, Tomar, Portugal","Instituto de Telecomunicac\u00f5es, Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Escola Superior de Tecnologia de Tomar, Tomar, Portugal","institution_ids":["https://openalex.org/I4210126619"]},{"raw_affiliation_string":"Instituto de Telecomunicac\u00f5es, Lisbon, Portugal","institution_ids":["https://openalex.org/I4210120471"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06024744,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2269","last_page":"2272"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9376699328422546},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5522546172142029},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5498502254486084},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5350815653800964},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.531473696231842},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4967077374458313},{"id":"https://openalex.org/keywords/thermal-resistance","display_name":"Thermal resistance","score":0.493625283241272},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4822969436645508},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4676097631454468},{"id":"https://openalex.org/keywords/power-mosfet","display_name":"Power MOSFET","score":0.4150729775428772},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.38962796330451965},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3625463843345642},{"id":"https://openalex.org/keywords/thermal","display_name":"Thermal","score":0.32372182607650757},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30522146821022034},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.25551289319992065},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20366191864013672},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16506972908973694}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9376699328422546},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5522546172142029},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5498502254486084},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5350815653800964},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.531473696231842},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4967077374458313},{"id":"https://openalex.org/C137693562","wikidata":"https://www.wikidata.org/wiki/Q899628","display_name":"Thermal resistance","level":3,"score":0.493625283241272},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4822969436645508},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4676097631454468},{"id":"https://openalex.org/C88653102","wikidata":"https://www.wikidata.org/wiki/Q570553","display_name":"Power MOSFET","level":5,"score":0.4150729775428772},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.38962796330451965},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3625463843345642},{"id":"https://openalex.org/C204530211","wikidata":"https://www.wikidata.org/wiki/Q752823","display_name":"Thermal","level":2,"score":0.32372182607650757},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30522146821022034},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.25551289319992065},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20366191864013672},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16506972908973694},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0},{"id":"https://openalex.org/C153294291","wikidata":"https://www.wikidata.org/wiki/Q25261","display_name":"Meteorology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2015.7169135","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7169135","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1969597647","https://openalex.org/W1991933044","https://openalex.org/W1992171695","https://openalex.org/W2015241021","https://openalex.org/W2113444123","https://openalex.org/W2117286488","https://openalex.org/W2139269689","https://openalex.org/W2147068791","https://openalex.org/W4231013916","https://openalex.org/W6642730098"],"related_works":["https://openalex.org/W2124495928","https://openalex.org/W2097517502","https://openalex.org/W2129355781","https://openalex.org/W4245901115","https://openalex.org/W4363620137","https://openalex.org/W2096129555","https://openalex.org/W3036411830","https://openalex.org/W2161137937","https://openalex.org/W4233404530","https://openalex.org/W2052733504"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,92,97,101,107],"thermal-aware":[4,81],"floorplaning":[5,82],"tool":[6,25,41,114],"for":[7,34,72,96],"integrated":[8],"MOSFET":[9],"power":[10,16,31,94,121],"stages.":[11],"It":[12],"generates":[13],"area":[14],"and":[15,37,46,80,86,100,119],"optimized":[17,103],"transistors,":[18],"automatically":[19],"complying":[20],"with":[21,88],"design":[22,58,126],"rules.":[23],"The":[24,40,77],"also":[26],"creates":[27,42],"placement":[28],"solutions":[29],"of":[30,63,91,130],"stages,":[32],"optimizing":[33],"area,":[35],"wire-length":[36],"temperature":[38],"spread.":[39],"technology":[43],"independent":[44],"layouts,":[45],"directly":[47],"export":[48],"designs":[49,90],"into":[50],"GDSII":[51],"format,":[52],"allowing":[53],"complete":[54],"independence":[55],"from":[56],"IC":[57],"platforms.":[59],"A":[60],"brief":[61],"comparison":[62],"floorplanning":[64],"techniques,":[65],"embedded":[66],"in":[67,106],"this":[68],"tool,":[69],"is":[70],"presented":[71],"several":[73],"generally":[74],"known":[75],"benchmarks.":[76],"device":[78,104],"layout":[79,105],"capabilities":[83],"are":[84],"demonstrated":[85],"compared":[87],"manual":[89],"half-bridge":[93],"stage":[95,111],"Class-D":[98],"amplifier,":[99],"manually":[102],"DC-DC":[108],"buck":[109],"converter":[110],"-":[112],"the":[113,125],"results":[115],"exhibit":[116],"lower":[117],"resistance":[118],"dynamic":[120],"losses":[122],"while":[123],"speeding-up":[124],"flow":[127],"by":[128],"orders":[129],"magnitude.":[131]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}