{"id":"https://openalex.org/W1559659176","doi":"https://doi.org/10.1109/iscas.2015.7169100","title":"A floorplan-driven high-level synthesis algorithm with multiple-operation chainings based on path enumeration","display_name":"A floorplan-driven high-level synthesis algorithm with multiple-operation chainings based on path enumeration","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1559659176","doi":"https://doi.org/10.1109/iscas.2015.7169100","mag":"1559659176"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2015.7169100","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7169100","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038302327","display_name":"Kotaro Terada","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Kotaro Terada","raw_affiliation_strings":["Dept. of Computer Science and Communications Engineering, Waseda University","Dept. of Computer Science and Communications Engineering,, Waseda University"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Communications Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Dept. of Computer Science and Communications Engineering,, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061982025","display_name":"Masao Yanagisawa","orcid":"https://orcid.org/0000-0002-5168-3214"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masao Yanagisawa","raw_affiliation_strings":["Dept. of Computer Science and Communications Engineering, Waseda University","Dept. of Computer Science and Communications Engineering,, Waseda University"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Communications Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Dept. of Computer Science and Communications Engineering,, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087516286","display_name":"Nozomu Togawa","orcid":"https://orcid.org/0000-0003-3400-3587"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nozomu Togawa","raw_affiliation_strings":["Dept. of Computer Science and Communications Engineering, Waseda University","Dept. of Computer Science and Communications Engineering,, Waseda University"],"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Communications Engineering, Waseda University","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Dept. of Computer Science and Communications Engineering,, Waseda University","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5038302327"],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":0.3328,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.63012324,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"23","issue":null,"first_page":"2129","last_page":"2132"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.933167576789856},{"id":"https://openalex.org/keywords/chaining","display_name":"Chaining","score":0.750423789024353},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6935396194458008},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.690116286277771},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6562345623970032},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5764905214309692},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5554380416870117},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4503990411758423},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38517701625823975},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2454458773136139},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.2002786099910736},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17154109477996826},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.13832247257232666},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08139219880104065}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.933167576789856},{"id":"https://openalex.org/C49020025","wikidata":"https://www.wikidata.org/wiki/Q1059099","display_name":"Chaining","level":2,"score":0.750423789024353},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6935396194458008},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.690116286277771},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6562345623970032},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5764905214309692},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5554380416870117},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4503990411758423},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38517701625823975},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2454458773136139},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.2002786099910736},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17154109477996826},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.13832247257232666},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08139219880104065},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C542102704","wikidata":"https://www.wikidata.org/wiki/Q183257","display_name":"Psychotherapist","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2015.7169100","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7169100","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1501372902","https://openalex.org/W1989727950","https://openalex.org/W1990036150","https://openalex.org/W2012519712","https://openalex.org/W2067768903","https://openalex.org/W2106353155","https://openalex.org/W2145632345","https://openalex.org/W2158566102"],"related_works":["https://openalex.org/W3141861494","https://openalex.org/W2161004825","https://openalex.org/W2043900241","https://openalex.org/W2080729117","https://openalex.org/W2044534563","https://openalex.org/W1516038830","https://openalex.org/W2139708877","https://openalex.org/W2111130897","https://openalex.org/W1624807520","https://openalex.org/W1559659176"],"abstract_inverted_index":{"As":[0],"process":[1],"technologies":[2],"advance,":[3],"interconnection":[4],"delays":[5],"are":[6],"not":[7],"negligible":[8],"even":[9],"in":[10],"high-level":[11,32],"synthesis":[12,33],"and":[13,44],"regular-distributed-register":[14],"(RDR)":[15],"architecture":[16],"has":[17],"been":[18],"proposed":[19],"to":[20,87,90],"cope":[21],"with":[22],"this":[23,26],"problem.":[24],"In":[25],"paper,":[27],"we":[28,64],"propose":[29],"a":[30],"floorplan-driven":[31],"algorithm":[34,53,80],"using":[35],"multiple-operation":[36],"chainings":[37],"composed":[38],"of":[39],"two":[40],"or":[41],"more":[42],"operations,":[43],"reduce":[45],"the":[46,83,91],"overall":[47],"latency":[48,84],"targeting":[49],"RDR":[50,72],"architecture.":[51],"Our":[52],"enumerates":[54],"multiple-operation-chaining":[55],"path":[56],"candidates":[57],"before":[58],"performing":[59],"scheduling/binding.":[60],"Based":[61],"on":[62],"them,":[63],"find":[65],"out":[66],"optimal":[67],"ones":[68],"taking":[69],"into":[70],"account":[71],"floorplan":[73],"information.":[74],"Experimental":[75],"results":[76],"show":[77],"that":[78],"our":[79],"successfully":[81],"reduces":[82],"by":[85],"up":[86],"30.4%":[88],"compared":[89],"conventional":[92],"approaches.":[93]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}