{"id":"https://openalex.org/W1644931186","doi":"https://doi.org/10.1109/iscas.2015.7169017","title":"An overlap-contention free true-single-phase clock dual-edge-triggered flip-flop","display_name":"An overlap-contention free true-single-phase clock dual-edge-triggered flip-flop","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1644931186","doi":"https://doi.org/10.1109/iscas.2015.7169017","mag":"1644931186"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2015.7169017","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7169017","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/204530","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078908633","display_name":"Andrea Bonetti","orcid":"https://orcid.org/0000-0002-0135-5095"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Andrea Bonetti","raw_affiliation_strings":["Telecommunications Circuits Lab (TCL), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland","[Telecommunications Circuits Lab (TCL), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland]"],"affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Lab (TCL), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"[Telecommunications Circuits Lab (TCL), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland]","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026444183","display_name":"Adam Teman","orcid":"https://orcid.org/0000-0002-8233-4711"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Adam Teman","raw_affiliation_strings":["Telecommunications Circuits Lab (TCL), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland","[Telecommunications Circuits Lab (TCL), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland]"],"affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Lab (TCL), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"[Telecommunications Circuits Lab (TCL), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland]","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059133771","display_name":"Andreas Burg","orcid":"https://orcid.org/0000-0002-7270-5558"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Andreas Burg","raw_affiliation_strings":["Telecommunications Circuits Lab (TCL), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland","[Telecommunications Circuits Lab (TCL), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland]"],"affiliations":[{"raw_affiliation_string":"Telecommunications Circuits Lab (TCL), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"[Telecommunications Circuits Lab (TCL), Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne (EPFL), Switzerland]","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5078908633"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.9864,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.78465789,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1850","last_page":"1853"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.7012141942977905},{"id":"https://openalex.org/keywords/signal-edge","display_name":"Signal edge","score":0.6911723613739014},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.6881109476089478},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6748857498168945},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6372338533401489},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6321269273757935},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5781495571136475},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5659686326980591},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5555136203765869},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5516225695610046},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5486487150192261},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.4979226589202881},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4597032964229584},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.45164817571640015},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4454513192176819},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41439563035964966},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3252456784248352},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20196384191513062},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.15534546971321106},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1283634901046753},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11669588088989258},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.0938829779624939}],"concepts":[{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.7012141942977905},{"id":"https://openalex.org/C117525741","wikidata":"https://www.wikidata.org/wiki/Q775654","display_name":"Signal edge","level":4,"score":0.6911723613739014},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.6881109476089478},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6748857498168945},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6372338533401489},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6321269273757935},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5781495571136475},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5659686326980591},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5555136203765869},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5516225695610046},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5486487150192261},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.4979226589202881},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4597032964229584},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.45164817571640015},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4454513192176819},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41439563035964966},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3252456784248352},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20196384191513062},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.15534546971321106},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1283634901046753},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11669588088989258},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0938829779624939},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.0},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2015.7169017","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7169017","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:204530","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/204530","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:204530","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/204530","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6399999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1974974397","https://openalex.org/W1998525920","https://openalex.org/W2105727062","https://openalex.org/W2120392342","https://openalex.org/W2121878622","https://openalex.org/W2127639550","https://openalex.org/W2128218350","https://openalex.org/W2140958423","https://openalex.org/W2142766971","https://openalex.org/W2149735769","https://openalex.org/W2164209491","https://openalex.org/W2170265438","https://openalex.org/W3143002681","https://openalex.org/W4234368526","https://openalex.org/W4236892114","https://openalex.org/W4243164749","https://openalex.org/W6675708104","https://openalex.org/W6677557776","https://openalex.org/W6679067565"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W4386968318","https://openalex.org/W2294981364","https://openalex.org/W2052455055","https://openalex.org/W2001020839","https://openalex.org/W2286776167","https://openalex.org/W4232628459","https://openalex.org/W2161776375","https://openalex.org/W2090237663","https://openalex.org/W1985693075"],"abstract_inverted_index":{"Dual-edge-triggered":[0],"(DET)":[1],"synchronous":[2,17],"operation":[3,20],"is":[4,21,45],"a":[5,88,134,141,168,185,195],"very":[6],"attractive":[7],"option":[8],"for":[9,154,159],"low-power,":[10],"high-performance":[11],"designs.":[12],"Compared":[13],"to":[14,36,52,59,66,113,205],"conventional":[15,181],"single-edge":[16,82],"systems,":[18],"DET":[19,61,137,163],"capable":[22],"of":[23,48,91],"providing":[24],"the":[25,30,41,49,94,98,109,152,190,201],"same":[26],"throughput":[27],"at":[28,119,176],"half":[29],"clock":[31,42,96,143,147,157],"frequency.":[32],"This":[33,103,131],"can":[34,105],"lead":[35,112],"significant":[37],"power":[38,121],"savings":[39],"on":[40,72],"network":[43],"that":[44,69,127,144],"often":[46,85],"one":[47],"major":[50],"contributors":[51],"total":[53],"system":[54],"power.":[55],"However,":[56],"in":[57,167],"order":[58],"implement":[60],"operation,":[62],"special":[63],"registers":[64,76],"need":[65,153],"be":[67],"introduced":[68],"sample":[70],"data":[71],"both":[73],"clock-edges.":[74],"These":[75],"are":[77],"more":[78],"complex":[79],"than":[80],"their":[81],"counterparts,":[83],"and":[84,97,111,123,200],"suffer":[86],"from":[87],"certain":[89],"amount":[90],"clock-overlap":[92],"between":[93],"main":[95],"internally":[99],"generated":[100],"inverted":[101,156],"clock.":[102],"overlap":[104,148],"cause":[106],"contention":[107],"inside":[108],"cell":[110,192],"logic":[114],"failures,":[115],"especially":[116],"when":[117],"operating":[118,178],"scaled":[120],"supplies":[122],"under":[124],"process":[125],"variations":[126],"characterize":[128],"nanometer":[129],"technologies.":[130],"paper":[132],"presents":[133],"novel,":[135],"static":[136],"flip-flop":[138],"(DET-FF)":[139],"with":[140],"true-single-phase":[142],"completely":[145],"avoids":[146],"hazards":[149],"by":[150],"eliminating":[151],"an":[155],"edge":[158],"functionality.":[160],"The":[161],"proposed":[162,191],"FF":[164],"was":[165],"implemented":[166],"standard":[169],"40nm":[170],"CMOS":[171],"technology,":[172],"showing":[173],"full":[174],"functionality":[175],"low-voltage":[177],"points,":[179],"where":[180],"DET-FFs":[182],"fail.":[183],"Under":[184],"near-threshold,":[186],"500mV":[187],"supply":[188],"voltage,":[189],"also":[193],"provides":[194],"35%":[196],"lower":[197],"CK-to-Q":[198],"delay":[199],"lowest":[202],"power-delay-product":[203],"compared":[204],"all":[206],"considered":[207],"DET-FF":[208],"implementations.":[209]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}