{"id":"https://openalex.org/W1561460188","doi":"https://doi.org/10.1109/iscas.2015.7168989","title":"An all-digital PWM generator with 62.5ps resolution in 28nm CMOS technology","display_name":"An all-digital PWM generator with 62.5ps resolution in 28nm CMOS technology","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1561460188","doi":"https://doi.org/10.1109/iscas.2015.7168989","mag":"1561460188"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2015.7168989","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7168989","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050298468","display_name":"Sebastian H\u00f6ppner","orcid":"https://orcid.org/0000-0002-9938-2736"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sebastian Hoppner","raw_affiliation_strings":["Faculty of Electrical Engineering and Information Technology Technische Universit\u00e4t Dresden, Dresden, Germany","Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032538320","display_name":"Stefan Haenzsche","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Haenzsche","raw_affiliation_strings":["Faculty of Electrical Engineering and Information Technology Technische Universit\u00e4t Dresden, Dresden, Germany","Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043520617","display_name":"Stefan Scholze","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Scholze","raw_affiliation_strings":["Faculty of Electrical Engineering and Information Technology Technische Universit\u00e4t Dresden, Dresden, Germany","Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110046407","display_name":"Ren\u00e9 Sch\u00fcffny","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rene Schuffny","raw_affiliation_strings":["Faculty of Electrical Engineering and Information Technology Technische Universit\u00e4t Dresden, Dresden, Germany","Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1738","last_page":"1741"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10175","display_name":"Advanced DC-DC Converters","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pulse-width-modulation","display_name":"Pulse-width modulation","score":0.8623870015144348},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.7356019020080566},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.699971079826355},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.612267792224884},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5338718891143799},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.4888858199119568},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.4719711244106293},{"id":"https://openalex.org/keywords/pulse-generator","display_name":"Pulse generator","score":0.41840285062789917},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3173638582229614},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.28412383794784546},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23549246788024902},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2344706952571869},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.14363285899162292}],"concepts":[{"id":"https://openalex.org/C92746544","wikidata":"https://www.wikidata.org/wiki/Q585184","display_name":"Pulse-width modulation","level":3,"score":0.8623870015144348},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.7356019020080566},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.699971079826355},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.612267792224884},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5338718891143799},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.4888858199119568},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.4719711244106293},{"id":"https://openalex.org/C51319974","wikidata":"https://www.wikidata.org/wiki/Q3509564","display_name":"Pulse generator","level":3,"score":0.41840285062789917},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3173638582229614},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.28412383794784546},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23549246788024902},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2344706952571869},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.14363285899162292}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2015.7168989","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7168989","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7900000214576721}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1990476306","https://openalex.org/W2025944889","https://openalex.org/W2035757957","https://openalex.org/W2038714764","https://openalex.org/W2073450151","https://openalex.org/W2083668426","https://openalex.org/W2089684280","https://openalex.org/W2104032548","https://openalex.org/W2119143324","https://openalex.org/W2119199553","https://openalex.org/W2124585465","https://openalex.org/W2137159478","https://openalex.org/W2139218438","https://openalex.org/W2145442218","https://openalex.org/W2152820498","https://openalex.org/W2156622453","https://openalex.org/W4242877612","https://openalex.org/W6677557816","https://openalex.org/W6681493834","https://openalex.org/W6683053672"],"related_works":["https://openalex.org/W1918404916","https://openalex.org/W2943183667","https://openalex.org/W4301864333","https://openalex.org/W2392249189","https://openalex.org/W2036463713","https://openalex.org/W1598069005","https://openalex.org/W2913124952","https://openalex.org/W2377192053","https://openalex.org/W2796724621","https://openalex.org/W3120154297"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"all-digital":[4],"pulse":[5],"width":[6],"modulator":[7],"(PWM)":[8],"for":[9],"application":[10],"in":[11,29,68],"integrated":[12],"DC-DC":[13],"converters.":[14],"Based":[15],"on":[16],"a":[17,21,50,79],"multi-phase":[18],"clock":[19],"signal":[20,40],"PWM":[22,33,39],"resolution":[23,34],"of":[24,58],"62.5ps":[25],"is":[26],"achieved,":[27],"resulting":[28],"up":[30],"to":[31],"16-Bit":[32],"at":[35],"4096ns":[36],"period.":[37],"The":[38,63],"duty":[41],"cycle":[42,52],"and":[43],"period":[44],"can":[45],"be":[46],"arbitrarily":[47],"changed":[48],"within":[49],"single":[51],"which":[53],"allow":[54],"efficient":[55],"alldigital":[56],"implementation":[57],"spread":[59],"spectrum":[60],"clocking":[61],"schemes.":[62],"circuit":[64],"has":[65],"been":[66],"implemented":[67],"28nm":[69],"SLP":[70],"CMOS":[71],"technology.":[72],"It":[73],"consumes":[74],"0.3mW":[75],"when":[76],"operating":[77],"from":[78],"1.0V":[80],"supply.":[81]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}