{"id":"https://openalex.org/W1534348635","doi":"https://doi.org/10.1109/iscas.2015.7168919","title":"Exploration of self-healing circuits for timing resilient design using emerging memristor devices","display_name":"Exploration of self-healing circuits for timing resilient design using emerging memristor devices","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1534348635","doi":"https://doi.org/10.1109/iscas.2015.7168919","mag":"1534348635"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2015.7168919","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7168919","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005991726","display_name":"Jie Gu","orcid":"https://orcid.org/0000-0003-2912-7294"},"institutions":[{"id":"https://openalex.org/I111979921","display_name":"Northwestern University","ror":"https://ror.org/000e0be47","country_code":"US","type":"education","lineage":["https://openalex.org/I111979921"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jie Gu","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science Northwestern University, Evanston, IL, USA","Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, 60208, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science Northwestern University, Evanston, IL, USA","institution_ids":["https://openalex.org/I111979921"]},{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, IL, 60208, USA","institution_ids":["https://openalex.org/I111979921"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063373410","display_name":"Jieda Li","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jieda Li","raw_affiliation_strings":["Microelectronics Division, Oracle Corporation, San Diego, CA, USA","Microelectronics Division, Oracle Corporation, San Diego, CA, 92121, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microelectronics Division, Oracle Corporation, San Diego, CA, USA","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"Microelectronics Division, Oracle Corporation, San Diego, CA, 92121, USA","institution_ids":["https://openalex.org/I1342911587"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"23","issue":null,"first_page":"1458","last_page":"1461"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.6996232867240906},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6918870210647583},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6013882756233215},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5900561809539795},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5300502777099609},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5261701345443726},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5104045271873474},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4603464603424072},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.4391269385814667},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38797563314437866},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35425570607185364},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3335479497909546},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.26967671513557434},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21946391463279724},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18879136443138123},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17447206377983093}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.6996232867240906},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6918870210647583},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6013882756233215},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5900561809539795},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5300502777099609},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5261701345443726},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5104045271873474},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4603464603424072},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.4391269385814667},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38797563314437866},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35425570607185364},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3335479497909546},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.26967671513557434},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21946391463279724},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18879136443138123},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17447206377983093},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2015.7168919","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7168919","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4000000059604645}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1997629593","https://openalex.org/W2015723387","https://openalex.org/W2015917466","https://openalex.org/W2019583921","https://openalex.org/W2052824980","https://openalex.org/W2069418413","https://openalex.org/W2079677144","https://openalex.org/W2080451019","https://openalex.org/W2097460520","https://openalex.org/W2122144284","https://openalex.org/W2141071915","https://openalex.org/W2142826718","https://openalex.org/W2163031927","https://openalex.org/W2178304595","https://openalex.org/W4236811439","https://openalex.org/W4251011269"],"related_works":["https://openalex.org/W2738385198","https://openalex.org/W2883530475","https://openalex.org/W3143082377","https://openalex.org/W1610780369","https://openalex.org/W2795192717","https://openalex.org/W2751194082","https://openalex.org/W2129857517","https://openalex.org/W3183899937","https://openalex.org/W2419663043","https://openalex.org/W2092935387","https://openalex.org/W2273072955","https://openalex.org/W2759700740","https://openalex.org/W1526568018","https://openalex.org/W3047621803","https://openalex.org/W3163724121","https://openalex.org/W3107755094","https://openalex.org/W3183494473","https://openalex.org/W3158616512","https://openalex.org/W2965051401","https://openalex.org/W2519478767"],"abstract_inverted_index":{"Advanced":[0],"nanoscale":[1,30],"Very":[2],"Large":[3],"Scale":[4],"Integrated":[5],"(VLSI)":[6],"circuits":[7,103,145],"are":[8],"facing":[9],"significant":[10],"timing":[11,27,47],"closure":[12],"challenges":[13],"especially":[14],"due":[15],"to":[16,124],"random":[17],"on-chip":[18],"threshold":[19],"voltage":[20],"variation.":[21],"When":[22],"dealing":[23],"with":[24],"the":[25,40,69,87,96,102,114,126,143],"exaggerated":[26],"issues":[28],"in":[29,134],"technologies,":[31],"conventional":[32],"use":[33,127],"of":[34,57,86,128,142],"design":[35,71,78,116,120,147],"guard-band":[36],"significantly":[37],"trade":[38],"off":[39],"performance":[41,76],"while":[42],"more":[43],"sophisticated":[44],"statistical":[45],"based":[46],"analysis":[48],"often":[49],"requires":[50],"expensive":[51],"verification":[52],"effort.":[53],"The":[54],"recent":[55],"development":[56],"emerging":[58,88],"non-volatile":[59],"resistive":[60],"device":[61],"provides":[62],"a":[63,83,92,140],"potential":[64],"new":[65,84,119],"paradigm":[66],"for":[67],"solving":[68],"current":[70],"dilemma,":[72],"i.e.":[73],"balance":[74],"between":[75],"and":[77,111,146],"margin.":[79,117],"This":[80],"paper":[81],"explores":[82],"application":[85],"memristor.":[89],"By":[90],"deploying":[91],"self-tuning":[93],"memristor":[94],"into":[95],"sequential":[97],"circuits,":[98],"we":[99],"show":[100],"that":[101],"could":[104],"heal":[105],"itself":[106],"under":[107],"excessive":[108],"process":[109],"variation":[110],"thus":[112],"reduce":[113],"required":[115],"A":[118,130],"methodology":[121],"is":[122],"proposed":[123,144],"incorporate":[125],"self-tuning.":[129],"pipelined":[131],"FFT":[132],"processor":[133],"45nm":[135],"technology":[136],"was":[137],"implemented":[138],"as":[139],"demonstration":[141],"methodology.":[148]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}