{"id":"https://openalex.org/W1927278504","doi":"https://doi.org/10.1109/iscas.2015.7168918","title":"Optimal DWA design in scaled CMOS technologies for mismatch cancellation in multibit ΣΔ ADCs","display_name":"Optimal DWA design in scaled CMOS technologies for mismatch cancellation in multibit ΣΔ ADCs","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1927278504","doi":"https://doi.org/10.1109/iscas.2015.7168918","mag":"1927278504"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2015.7168918","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7168918","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024345103","display_name":"Alberto Celin","orcid":null},"institutions":[{"id":"https://openalex.org/I138689650","display_name":"University of Padua","ror":"https://ror.org/00240q980","country_code":"IT","type":"education","lineage":["https://openalex.org/I138689650"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alberto Celin","raw_affiliation_strings":["Department of Information Engineering, University of Padova, Italy","Department of Information Engineering University of Padova  Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, University of Padova, Italy","institution_ids":["https://openalex.org/I138689650"]},{"raw_affiliation_string":"Department of Information Engineering University of Padova  Italy","institution_ids":["https://openalex.org/I138689650"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047727757","display_name":"Andrea Gerosa","orcid":"https://orcid.org/0000-0002-3395-8034"},"institutions":[{"id":"https://openalex.org/I138689650","display_name":"University of Padua","ror":"https://ror.org/00240q980","country_code":"IT","type":"education","lineage":["https://openalex.org/I138689650"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Gerosa","raw_affiliation_strings":["Department of Information Engineering, University of Padova, Italy","Department of Information Engineering University of Padova  Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, University of Padova, Italy","institution_ids":["https://openalex.org/I138689650"]},{"raw_affiliation_string":"Department of Information Engineering University of Padova  Italy","institution_ids":["https://openalex.org/I138689650"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I138689650"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.0444037,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"37","issue":null,"first_page":"1454","last_page":"1457"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8343126773834229},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.6522293090820312},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6250441074371338},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6101866960525513},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.5432388186454773},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.49046775698661804},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4167240858078003},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.28960299491882324},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27960291504859924},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20650294423103333},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1490459144115448}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8343126773834229},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.6522293090820312},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6250441074371338},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6101866960525513},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.5432388186454773},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.49046775698661804},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4167240858078003},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28960299491882324},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27960291504859924},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20650294423103333},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1490459144115448},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2015.7168918","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7168918","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:www.research.unipd.it:11577/3180286","is_oa":false,"landing_page_url":"http://hdl.handle.net/11577/3180286","pdf_url":null,"source":{"id":"https://openalex.org/S4377196283","display_name":"Research Padua  Archive (University of Padua)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I138689650","host_organization_name":"University of Padua","host_organization_lineage":["https://openalex.org/I138689650"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1509148781","https://openalex.org/W1586803141","https://openalex.org/W1973196985","https://openalex.org/W2113192550","https://openalex.org/W2154621839","https://openalex.org/W2157049251","https://openalex.org/W2162611002","https://openalex.org/W2166948256","https://openalex.org/W6634746669"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W2379084545","https://openalex.org/W2171986175","https://openalex.org/W2089791793","https://openalex.org/W2070694218","https://openalex.org/W2532822217"],"abstract_inverted_index":{"This":[0,25],"paper":[1,55,85,105,133],"covers":[2],"the":[3,11,18,30,33,38,41,50,54,60,71,81,84,117,129,137],"design":[4,39,90,119],"of":[5,13,21,32,53,92,120],"dynamic":[6],"element":[7,66],"matching":[8],"algorithms":[9],"for":[10],"compensation":[12],"output":[14],"level":[15,43],"mismatch":[16],"in":[17,44,83,98,116,128],"internal":[19],"DAC":[20],"a":[22,45,64,89,93,99],"\u03a3\u0394":[23,96,121],"modulator.":[24],"issue":[26],"is":[27,56,63],"considered":[28,69],"from":[29],"definition":[31],"algorithm":[34,138],"itself,":[35],"down":[36],"to":[37,57,67,76],"at":[40],"transistor":[42],"scaled":[46],"CMOS":[47,101],"technology.":[48,102],"Indeed":[49],"main":[51],"focus":[52],"demonstrate":[58],"that":[59,124],"hardware":[61],"complexity":[62],"major":[65],"be":[68,77],"when":[70],"most":[72],"appropriate":[73],"solution":[74],"has":[75],"singled":[78],"out.":[79],"All":[80],"statements":[82],"are":[86,125],"sustained":[87],"by":[88],"example":[91],"second-order":[94],"4-bit":[95],"ADC":[97],"65nm":[100],"Although":[103],"this":[104],"proposes":[106],"no":[107],"new":[108],"DEM":[109],"algorithms,":[110],"it":[111],"highlights":[112],"some":[113],"important":[114],"issues":[115],"practical":[118],"multibit":[122],"ADCs":[123],"usually":[126],"neglected":[127],"literature,":[130],"being":[131],"many":[132],"more":[134],"focused":[135],"on":[136],"theoretical":[139],"performance.":[140]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}