{"id":"https://openalex.org/W1498873065","doi":"https://doi.org/10.1109/iscas.2015.7168903","title":"180.5Mbps-8Gbps DLL-based clock and data recovery circuit with low jitter performance","display_name":"180.5Mbps-8Gbps DLL-based clock and data recovery circuit with low jitter performance","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1498873065","doi":"https://doi.org/10.1109/iscas.2015.7168903","mag":"1498873065"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2015.7168903","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7168903","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089422339","display_name":"Yuequan Liu","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuequan Liu","raw_affiliation_strings":["Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University, Beijing, P.R. China","Key Laboratory of Microelectronic Devices and Circuits (MoE), Institute of Microelectronics, Peking University, 100871, Beijing, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University, Beijing, P.R. China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MoE), Institute of Microelectronics, Peking University, 100871, Beijing, P.R. China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002438548","display_name":"Yuan Wang","orcid":"https://orcid.org/0000-0002-4951-4286"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuan Wang","raw_affiliation_strings":["Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University, Beijing, P.R. China","Key Laboratory of Microelectronic Devices and Circuits (MoE), Institute of Microelectronics, Peking University, 100871, Beijing, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University, Beijing, P.R. China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MoE), Institute of Microelectronics, Peking University, 100871, Beijing, P.R. China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113680517","display_name":"Song Jia","orcid":null},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Song Jia","raw_affiliation_strings":["Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University, Beijing, P.R. China","Key Laboratory of Microelectronic Devices and Circuits (MoE), Institute of Microelectronics, Peking University, 100871, Beijing, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University, Beijing, P.R. China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MoE), Institute of Microelectronics, Peking University, 100871, Beijing, P.R. China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100399091","display_name":"Xing Zhang","orcid":"https://orcid.org/0000-0001-5015-2182"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xing Zhang","raw_affiliation_strings":["Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University, Beijing, P.R. China","Key Laboratory of Microelectronic Devices and Circuits (MoE), Institute of Microelectronics, Peking University, 100871, Beijing, P.R. China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MoE), Peking University, Beijing, P.R. China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Key Laboratory of Microelectronic Devices and Circuits (MoE), Institute of Microelectronics, Peking University, 100871, Beijing, P.R. China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.01814448,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1394","last_page":"1397"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.933923602104187},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.707145631313324},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5865187048912048},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5837927460670471},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5486649870872498},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.521660327911377},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.5173244476318359},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.51643306016922},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4897472858428955},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.4821769595146179},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4619847238063812},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34062743186950684},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.33304697275161743},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3187395930290222},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26123708486557007},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.22413486242294312},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17312949895858765},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09981149435043335}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.933923602104187},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.707145631313324},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5865187048912048},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5837927460670471},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5486649870872498},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.521660327911377},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.5173244476318359},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.51643306016922},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4897472858428955},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.4821769595146179},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4619847238063812},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34062743186950684},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.33304697275161743},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3187395930290222},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26123708486557007},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.22413486242294312},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17312949895858765},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09981149435043335},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2015.7168903","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7168903","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1821043348","https://openalex.org/W1964844765","https://openalex.org/W1979113276","https://openalex.org/W2030840372","https://openalex.org/W2062396036","https://openalex.org/W2105638302","https://openalex.org/W2144845516","https://openalex.org/W2567151605"],"related_works":["https://openalex.org/W2147436327","https://openalex.org/W2151260797","https://openalex.org/W2118205354","https://openalex.org/W2161307687","https://openalex.org/W2107880456","https://openalex.org/W1995174288","https://openalex.org/W28045209","https://openalex.org/W1506631106","https://openalex.org/W2725370932","https://openalex.org/W1486698883"],"abstract_inverted_index":{"A":[0],"wide":[1,120],"range":[2,85,122],"delay-locked":[3],"loop":[4],"(DLL)":[5],"based":[6],"clock":[7,133],"and":[8,15,34,48,68,107,138,152,158],"data":[9],"recovery":[10,132],"(CDR)":[11],"circuit":[12,75],"including":[13],"coarse":[14,25],"fine":[16,56],"tune":[17,26,57],"blocks":[18],"is":[19,98,134],"proposed":[20,115],"in":[21,143],"this":[22,148],"paper.":[23],"The":[24,110],"block":[27],"adopts":[28],"a":[29,59,93,119,144,161],"time":[30,47],"to":[31,39,100,125],"digital":[32,35],"converter":[33],"control":[36,89],"delay":[37,84,90],"line":[38],"widen":[40],"the":[41,50,55,64,83,102,114,128],"frequency":[42,121],"capture":[43],"range,":[44],"reduce":[45],"locking":[46,52],"prevent":[49],"false":[51],"problem.":[53],"In":[54],"block,":[58],"novel":[60],"phase":[61],"detector":[62],"combines":[63],"tasks":[65],"of":[66,82,104,131],"sampling":[67],"charge-pump":[69],"using":[70],"half":[71],"rate":[72],"clock.":[73],"Starting-control":[74],"can":[76,117],"ensure":[77],"CDR":[78,116],"takes":[79],"full":[80],"use":[81],"provided":[86],"by":[87],"voltage":[88],"line.":[91],"Moreover,":[92],"fully":[94],"analog":[95],"DLL":[96],"technique":[97],"applied":[99],"exploit":[101],"benefits":[103],"low":[105],"skew":[106],"jitter":[108,130],"performance.":[109],"simulation":[111],"result":[112],"shows":[113],"cover":[118],"from":[123,160],"180.5Mbps":[124],"8Gbps,":[126],"while":[127],"peak-to-peak":[129],"2.7ps":[135],"at":[136,140,155],"200Mbps":[137],"1.06ps":[139],"8Gbps.":[141],"Fabricated":[142],"65nm":[145],"CMOS":[146],"process,":[147],"design":[149],"dissipates":[150],"9.9mW":[151],"22.9mW":[153],"respectively":[154],"200":[156],"Mbps":[157],"8Gbps":[159],"1.2":[162],"V":[163],"supply.":[164]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}