{"id":"https://openalex.org/W1537499783","doi":"https://doi.org/10.1109/iscas.2015.7168891","title":"An event-driven massively parallel fine-grained processor array","display_name":"An event-driven massively parallel fine-grained processor array","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1537499783","doi":"https://doi.org/10.1109/iscas.2015.7168891","mag":"1537499783"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2015.7168891","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7168891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000311462","display_name":"Declan Walsh","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Declan Walsh","raw_affiliation_strings":["School of Electrical and Electronic Engineering, The University of Manchester, UK","[School of Electrical & Electronic Engineering, The University of Manchester, UK]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, The University of Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"[School of Electrical & Electronic Engineering, The University of Manchester, UK]","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057658631","display_name":"Piotr Dudek","orcid":"https://orcid.org/0000-0002-6511-6165"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Piotr Dudek","raw_affiliation_strings":["School of Electrical and Electronic Engineering, The University of Manchester, UK","[School of Electrical & Electronic Engineering, The University of Manchester, UK]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, The University of Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"[School of Electrical & Electronic Engineering, The University of Manchester, UK]","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":0.6769,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.72857289,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1346","last_page":"1349"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7731150388717651},{"id":"https://openalex.org/keywords/processor-array","display_name":"Processor array","score":0.7326510548591614},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.6742220520973206},{"id":"https://openalex.org/keywords/mimd","display_name":"MIMD","score":0.6472403407096863},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5951887965202332},{"id":"https://openalex.org/keywords/idle","display_name":"Idle","score":0.5193420648574829},{"id":"https://openalex.org/keywords/event","display_name":"Event (particle physics)","score":0.5149551033973694},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.504899799823761},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.49872708320617676},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.47381722927093506},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44134098291397095},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.433794766664505},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.42199280858039856},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.4100554585456848},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3644068241119385},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34654563665390015},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.2923896908760071},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10239923000335693},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08620795607566833}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7731150388717651},{"id":"https://openalex.org/C2776189500","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Processor array","level":2,"score":0.7326510548591614},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.6742220520973206},{"id":"https://openalex.org/C21032095","wikidata":"https://www.wikidata.org/wiki/Q1149237","display_name":"MIMD","level":2,"score":0.6472403407096863},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5951887965202332},{"id":"https://openalex.org/C16320812","wikidata":"https://www.wikidata.org/wiki/Q1812200","display_name":"Idle","level":2,"score":0.5193420648574829},{"id":"https://openalex.org/C2779662365","wikidata":"https://www.wikidata.org/wiki/Q5416694","display_name":"Event (particle physics)","level":2,"score":0.5149551033973694},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.504899799823761},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.49872708320617676},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.47381722927093506},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44134098291397095},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.433794766664505},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42199280858039856},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.4100554585456848},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3644068241119385},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34654563665390015},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.2923896908760071},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10239923000335693},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08620795607566833},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2015.7168891","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7168891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/280b8e60-e7bd-4080-81eb-2d807798ede1","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/280b8e60-e7bd-4080-81eb-2d807798ede1","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Walsh, D & Dudek, P 2015, An event-driven massively parallel fine-grained processor array. in IEEE International Symposium on Circuits and Systems, ISCAS 2015. IEEE, pp. 1346-1349. https://doi.org/10.1109/ISCAS.2015.7168891","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:pure.atira.dk:publications/280b8e60-e7bd-4080-81eb-2d807798ede1","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/an-eventdriven-massively-parallel-finegrained-processor-array(280b8e60-e7bd-4080-81eb-2d807798ede1).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Walsh, D & Dudek, P 2015, An event-driven massively parallel fine-grained processor array. in IEEE International Symposium on Circuits and Systems, ISCAS 2015. IEEE, pp. 1346-1349. https://doi.org/10.1109/ISCAS.2015.7168891","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[{"id":"https://openalex.org/G4289043805","display_name":null,"funder_award_id":"EP/H023623/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W35280093","https://openalex.org/W1969569347","https://openalex.org/W1981591898","https://openalex.org/W1996086722","https://openalex.org/W2017503457","https://openalex.org/W2020557029","https://openalex.org/W2104196799","https://openalex.org/W2108467139","https://openalex.org/W2131785162","https://openalex.org/W2154014642","https://openalex.org/W2155034476","https://openalex.org/W2157311975","https://openalex.org/W2464495522","https://openalex.org/W3139639180","https://openalex.org/W6642638043","https://openalex.org/W6718930514"],"related_works":["https://openalex.org/W1577790836","https://openalex.org/W2076937510","https://openalex.org/W2078335561","https://openalex.org/W2129360402","https://openalex.org/W2142066577","https://openalex.org/W2093005936","https://openalex.org/W73629105","https://openalex.org/W2005585216","https://openalex.org/W1496747380","https://openalex.org/W1993473329"],"abstract_inverted_index":{"A":[0,34],"multi-core":[1],"event-driven":[2,66],"parallel":[3],"processor":[4,32,39,62,67,85,102],"array":[5,86,103],"design":[6],"is":[7,64,77,87,104],"presented.":[8],"Using":[9],"relatively":[10],"simple":[11],"8-bit":[12],"processing":[13,59],"cores":[14,40],"and":[15],"a":[16,30,45,51,57,90],"2D":[17],"mesh":[18],"network":[19],"topology,":[20],"the":[21,26],"architecture":[22,53],"focuses":[23],"on":[24,44],"reducing":[25],"area":[27],"occupation":[28],"of":[29,37,55,106,119],"single":[31,46],"core.":[33],"large":[35],"number":[36],"these":[38],"can":[41,69],"be":[42],"implemented":[43,88],"integrated":[47],"chip":[48],"to":[49],"create":[50],"MIMD":[52],"capable":[54,105],"providing":[56],"powerful":[58],"performance.":[60],"Each":[61],"core":[63],"an":[65,71,115],"which":[68],"enter":[70],"idle":[72],"mode":[73],"when":[74],"no":[75],"data":[76],"changing":[78],"locally.":[79],"An":[80],"8":[81,83],"\u00d7":[82,98],"prototype":[84],"in":[89,95],"65":[91],"nm":[92],"CMOS":[93],"process":[94],"1,875":[96,99],"\u03bcm":[97],"\u03bcm.":[100],"This":[101],"performing":[107],"5.12":[108],"GOPS":[109],"operating":[110],"at":[111],"80":[112],"MHz":[113],"with":[114],"average":[116],"power":[117],"consumption":[118],"75.4":[120],"mW.":[121]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}