{"id":"https://openalex.org/W1547737320","doi":"https://doi.org/10.1109/iscas.2015.7168852","title":"Improving F&lt;inf&gt;max&lt;/inf&gt; of FPGA circuits employing DPR to recover from configuration memory upsets","display_name":"Improving F&lt;inf&gt;max&lt;/inf&gt; of FPGA circuits employing DPR to recover from configuration memory upsets","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1547737320","doi":"https://doi.org/10.1109/iscas.2015.7168852","mag":"1547737320"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2015.7168852","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7168852","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/1959.4/unsworks_47096","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056452912","display_name":"Ediz Cetin","orcid":"https://orcid.org/0000-0002-9313-3034"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Ediz Cetin","raw_affiliation_strings":["Australian Centre for Space Engineering Research, University of New South Wales, Sydney, Australia","Australian Centre for Space Engineering Research, School of Electrical Engineering and Telecommunications, University of New South Wales, Sydney, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Australian Centre for Space Engineering Research, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"Australian Centre for Space Engineering Research, School of Electrical Engineering and Telecommunications, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084619663","display_name":"Oliver Diessel","orcid":"https://orcid.org/0000-0003-0725-5957"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Oliver Diessel","raw_affiliation_strings":["School of Computer Science & Engineering, University of New South Wales, Sydney, Australia","School of Computer Science and Engineering, University of New South Wales, Sydney, AUSTRALIA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science & Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"School of Computer Science and Engineering, University of New South Wales, Sydney, AUSTRALIA","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084728372","display_name":"Lingkan Gong","orcid":null},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Lingkan Gong","raw_affiliation_strings":["School of Computer Science & Engineering, University of New South Wales, Sydney, Australia","School of Computer Science and Engineering, University of New South Wales, Sydney, AUSTRALIA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science & Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"School of Computer Science and Engineering, University of New South Wales, Sydney, AUSTRALIA","institution_ids":["https://openalex.org/I31746571"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8033,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.75539682,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"1190","last_page":"1193"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9898999929428101,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8718954920768738},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7305775284767151},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6570335626602173},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5979754328727722},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5866766571998596},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5535465478897095},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.5140870213508606},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4314185380935669},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07839334011077881}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8718954920768738},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7305775284767151},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6570335626602173},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5979754328727722},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5866766571998596},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5535465478897095},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.5140870213508606},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4314185380935669},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07839334011077881},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2015.7168852","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7168852","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:unsworks.library.unsw.edu.au:1959.4/unsworks_47096","is_oa":true,"landing_page_url":"http://hdl.handle.net/1959.4/unsworks_47096","pdf_url":null,"source":{"id":"https://openalex.org/S4306401737","display_name":"UNSWorks (University of New South Wales, Sydney, Australia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I40053085","host_organization_name":"Australian Defence Force Academy","host_organization_lineage":["https://openalex.org/I40053085"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS), IEEE, 2015-05-24 - 2015-05-27","raw_type":"http://purl.org/coar/resource_type/c_5794"}],"best_oa_location":{"id":"pmh:oai:unsworks.library.unsw.edu.au:1959.4/unsworks_47096","is_oa":true,"landing_page_url":"http://hdl.handle.net/1959.4/unsworks_47096","pdf_url":null,"source":{"id":"https://openalex.org/S4306401737","display_name":"UNSWorks (University of New South Wales, Sydney, Australia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I40053085","host_organization_name":"Australian Defence Force Academy","host_organization_lineage":["https://openalex.org/I40053085"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS), IEEE, 2015-05-24 - 2015-05-27","raw_type":"http://purl.org/coar/resource_type/c_5794"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W848803168","https://openalex.org/W1966566188","https://openalex.org/W1999728008","https://openalex.org/W2007310349","https://openalex.org/W2015769541","https://openalex.org/W2031978654","https://openalex.org/W2106635847","https://openalex.org/W2107406097","https://openalex.org/W2109808436","https://openalex.org/W2125640276","https://openalex.org/W2135743241","https://openalex.org/W2137235679","https://openalex.org/W3142488006","https://openalex.org/W6623510769"],"related_works":["https://openalex.org/W58658798","https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W2109451123","https://openalex.org/W4378977321","https://openalex.org/W1976168335","https://openalex.org/W2770296460"],"abstract_inverted_index":{"Field-Programmable":[0],"Gate":[1],"Arrays":[2],"(FPGAs)":[3],"provide":[4,103],"an":[5],"ideal":[6],"platform":[7],"for":[8,71,107],"meeting":[9],"the":[10,24,45,88,95,114],"performance,":[11],"cost":[12],"and":[13,42,65,102],"flexibility":[14],"requirements":[15],"of":[16,44,47,51,77],"on-board":[17],"processing":[18],"in":[19,55,87,126],"spacebourne":[20],"applications.":[21],"However,":[22],"given":[23],"reliance":[25],"on":[26],"SRAM-based":[27],"configuration":[28],"memory,":[29],"off-the-shelf":[30],"FPGAs":[31],"are":[32],"vulnerable":[33],"to":[34,63],"radiation-induced":[35],"Single":[36],"Event":[37],"Upsets":[38],"(SEUs).":[39],"The":[40,110],"detection":[41],"mitigation":[43],"effects":[46],"SEUs":[48,125],"is":[49,60],"therefore":[50],"paramount":[52],"importance.":[53],"Moreover,":[54],"time":[56],"critical":[57],"applications,":[58],"it":[59],"also":[61],"desirable":[62],"detect":[64],"recover":[66],"from":[67,124],"errors":[68],"rapidly.":[69],"Techniques":[70],"partially":[72],"reconfiguring":[73],"a":[74,78,104],"corrupted":[75],"module":[76],"Triple":[79],"Modular":[80],"Redundant":[81],"(TMR)":[82],"implementation":[83],"have":[84],"been":[85],"described":[86],"literature.":[89],"In":[90],"this":[91],"paper":[92],"we":[93],"address":[94],"speed":[96,115],"penalty":[97,116],"incurred":[98],"with":[99],"such":[100],"techniques":[101],"generalized":[105],"approach":[106],"alleviating":[108],"it.":[109],"results":[111],"indicate":[112],"that":[113],"can":[117],"be":[118],"greatly":[119],"reduced":[120],"enabling":[121],"rapid":[122],"recovery":[123],"reconfigurable":[127],"hardware.":[128]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2016-06-24T00:00:00"}
