{"id":"https://openalex.org/W1543954628","doi":"https://doi.org/10.1109/iscas.2015.7168840","title":"Linear programming of voltage-controlled memristors with an anti-serial memristor circuit","display_name":"Linear programming of voltage-controlled memristors with an anti-serial memristor circuit","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1543954628","doi":"https://doi.org/10.1109/iscas.2015.7168840","mag":"1543954628"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2015.7168840","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7168840","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036208566","display_name":"Hyuncheol Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I80611190","display_name":"Jeonbuk National University","ror":"https://ror.org/05q92br09","country_code":"KR","type":"education","lineage":["https://openalex.org/I80611190"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyuncheol Choi","raw_affiliation_strings":["Division of Electronics Engineering, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea","[Division of Electronics Engineering and Intelligent Robots Research Center, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Electronics Engineering, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea","institution_ids":["https://openalex.org/I80611190"]},{"raw_affiliation_string":"[Division of Electronics Engineering and Intelligent Robots Research Center, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea]","institution_ids":["https://openalex.org/I80611190"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073627299","display_name":"Ram Kaji Budhathoki","orcid":"https://orcid.org/0000-0002-7716-9897"},"institutions":[{"id":"https://openalex.org/I80611190","display_name":"Jeonbuk National University","ror":"https://ror.org/05q92br09","country_code":"KR","type":"education","lineage":["https://openalex.org/I80611190"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Ram Kaji Budhathoki","raw_affiliation_strings":["Division of Electronics Engineering, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea","[Division of Electronics Engineering and Intelligent Robots Research Center, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Electronics Engineering, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea","institution_ids":["https://openalex.org/I80611190"]},{"raw_affiliation_string":"[Division of Electronics Engineering and Intelligent Robots Research Center, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea]","institution_ids":["https://openalex.org/I80611190"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087762158","display_name":"Sedong Park","orcid":null},"institutions":[{"id":"https://openalex.org/I80611190","display_name":"Jeonbuk National University","ror":"https://ror.org/05q92br09","country_code":"KR","type":"education","lineage":["https://openalex.org/I80611190"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sedong Park","raw_affiliation_strings":["Division of Electronics Engineering, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea","[Division of Electronics Engineering and Intelligent Robots Research Center, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Electronics Engineering, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea","institution_ids":["https://openalex.org/I80611190"]},{"raw_affiliation_string":"[Division of Electronics Engineering and Intelligent Robots Research Center, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea]","institution_ids":["https://openalex.org/I80611190"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101481135","display_name":"Changju Yang","orcid":"https://orcid.org/0000-0003-4909-2578"},"institutions":[{"id":"https://openalex.org/I80611190","display_name":"Jeonbuk National University","ror":"https://ror.org/05q92br09","country_code":"KR","type":"education","lineage":["https://openalex.org/I80611190"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Changju Yang","raw_affiliation_strings":["Division of Electronics Engineering, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea","[Division of Electronics Engineering and Intelligent Robots Research Center, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Electronics Engineering, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea","institution_ids":["https://openalex.org/I80611190"]},{"raw_affiliation_string":"[Division of Electronics Engineering and Intelligent Robots Research Center, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea]","institution_ids":["https://openalex.org/I80611190"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013502609","display_name":"Hyongsuk Kim","orcid":"https://orcid.org/0000-0002-3321-5695"},"institutions":[{"id":"https://openalex.org/I80611190","display_name":"Jeonbuk National University","ror":"https://ror.org/05q92br09","country_code":"KR","type":"education","lineage":["https://openalex.org/I80611190"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyongsuk Kim","raw_affiliation_strings":["Division of Electronics Engineering, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea","[Division of Electronics Engineering and Intelligent Robots Research Center, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Division of Electronics Engineering, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea","institution_ids":["https://openalex.org/I80611190"]},{"raw_affiliation_string":"[Division of Electronics Engineering and Intelligent Robots Research Center, Chonbuk National University, Jeonju, Jeollabuk-do, Republic of Korea]","institution_ids":["https://openalex.org/I80611190"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I80611190"],"apc_list":null,"apc_paid":null,"fwci":0.8235,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.63631753,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1142","last_page":"1145"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9814801216125488},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.9178290963172913},{"id":"https://openalex.org/keywords/linearization","display_name":"Linearization","score":0.6421682238578796},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5579869151115417},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4685700237751007},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.42795276641845703},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40990597009658813},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.3821662366390228},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28293511271476746},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1802428662776947},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.10265126824378967}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9814801216125488},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.9178290963172913},{"id":"https://openalex.org/C11210021","wikidata":"https://www.wikidata.org/wiki/Q1520713","display_name":"Linearization","level":3,"score":0.6421682238578796},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5579869151115417},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4685700237751007},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.42795276641845703},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40990597009658813},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.3821662366390228},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28293511271476746},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1802428662776947},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.10265126824378967},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2015.7168840","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7168840","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1970974872","https://openalex.org/W1979543683","https://openalex.org/W2043782913","https://openalex.org/W2047874715","https://openalex.org/W2064756415","https://openalex.org/W2112181056","https://openalex.org/W2162651880"],"related_works":["https://openalex.org/W3170109256","https://openalex.org/W2185262500","https://openalex.org/W1543954628","https://openalex.org/W4251693286","https://openalex.org/W4385367273","https://openalex.org/W2797315502","https://openalex.org/W2163054919","https://openalex.org/W4252977987","https://openalex.org/W608447876","https://openalex.org/W3173413269"],"abstract_inverted_index":{"The":[0,46,82],"memristance":[1,19,62],"variation":[2,20,60],"of":[3,15,18,29,51,61,65,68,85,88,104,114],"a":[4,12,35,73],"single":[5],"memristor":[6,30,76,95,106],"with":[7,54,77,101],"voltage":[8],"input":[9],"is":[10,23,44,49,80,92,99,108],"generally":[11],"nonlinear":[13],"function":[14],"time.":[16],"Linearization":[17],"about":[21],"time":[22],"very":[24],"important":[25],"for":[26,41],"the":[27,59,115],"easiness":[28],"programming.":[31],"In":[32],"this":[33],"paper,":[34],"method":[36],"utilizing":[37],"an":[38,89,111],"anti-serial":[39,47,90,105],"architecture":[40,48,91,107],"linear":[42],"programming":[43,72,87],"addressed.":[45],"composed":[50],"two":[52,69,102],"memristors":[53],"opposite":[55,78],"polarities.":[56],"It":[57],"linearizes":[58],"by":[63],"virtue":[64],"complimentary":[66],"actions":[67],"memristors.":[70],"For":[71],"memristor,":[74],"additional":[75],"polarity":[79],"employed.":[81],"linearization":[83],"effect":[84],"weight":[86],"investigated":[93],"and":[94],"bridge":[96],"synapse":[97],"which":[98],"built":[100],"sets":[103],"taken":[109],"as":[110],"application":[112],"example":[113],"proposed":[116],"method.":[117]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}