{"id":"https://openalex.org/W1604612989","doi":"https://doi.org/10.1109/iscas.2015.7168792","title":"A pipeline architecture for traffic sign classification on an FPGA","display_name":"A pipeline architecture for traffic sign classification on an FPGA","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1604612989","doi":"https://doi.org/10.1109/iscas.2015.7168792","mag":"1604612989"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2015.7168792","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7168792","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031429651","display_name":"Yuteng Zhou","orcid":"https://orcid.org/0000-0002-3551-1295"},"institutions":[{"id":"https://openalex.org/I107077323","display_name":"Worcester Polytechnic Institute","ror":"https://ror.org/05ejpqr48","country_code":"US","type":"education","lineage":["https://openalex.org/I107077323"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuteng Zhou","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, MA, USA","Department of Electrical and Computer Engineering. Worcester Polytechnic Institute, MA 01609, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, MA, USA","institution_ids":["https://openalex.org/I107077323"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering. Worcester Polytechnic Institute, MA 01609, USA","institution_ids":["https://openalex.org/I107077323"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091146731","display_name":"Zhilu Chen","orcid":"https://orcid.org/0000-0002-7165-7996"},"institutions":[{"id":"https://openalex.org/I107077323","display_name":"Worcester Polytechnic Institute","ror":"https://ror.org/05ejpqr48","country_code":"US","type":"education","lineage":["https://openalex.org/I107077323"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhilu Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, MA, USA","Department of Electrical and Computer Engineering. Worcester Polytechnic Institute, MA 01609, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, MA, USA","institution_ids":["https://openalex.org/I107077323"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering. Worcester Polytechnic Institute, MA 01609, USA","institution_ids":["https://openalex.org/I107077323"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042654091","display_name":"Xinming Huang","orcid":"https://orcid.org/0000-0003-0584-3448"},"institutions":[{"id":"https://openalex.org/I107077323","display_name":"Worcester Polytechnic Institute","ror":"https://ror.org/05ejpqr48","country_code":"US","type":"education","lineage":["https://openalex.org/I107077323"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xinming Huang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, MA, USA","Department of Electrical and Computer Engineering. Worcester Polytechnic Institute, MA 01609, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Worcester Polytechnic Institute, MA, USA","institution_ids":["https://openalex.org/I107077323"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering. Worcester Polytechnic Institute, MA 01609, USA","institution_ids":["https://openalex.org/I107077323"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I107077323"],"apc_list":null,"apc_paid":null,"fwci":0.9461,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.84708629,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"950","last_page":"953"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12357","display_name":"Digital Media Forensic Detection","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12357","display_name":"Digital Media Forensic Detection","score":0.9912999868392944,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10388","display_name":"Advanced Steganography and Watermarking Techniques","score":0.9869999885559082,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11447","display_name":"Blind Source Separation Techniques","score":0.9815999865531921,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.8308545351028442},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8222746849060059},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7647302150726318},{"id":"https://openalex.org/keywords/support-vector-machine","display_name":"Support vector machine","score":0.7139996290206909},{"id":"https://openalex.org/keywords/histogram-of-oriented-gradients","display_name":"Histogram of oriented gradients","score":0.7092949151992798},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.651957094669342},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.6395918130874634},{"id":"https://openalex.org/keywords/feature-extraction","display_name":"Feature extraction","score":0.5691664218902588},{"id":"https://openalex.org/keywords/histogram","display_name":"Histogram","score":0.5419929027557373},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.46107056736946106},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.45954009890556335},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4488060772418976},{"id":"https://openalex.org/keywords/sign","display_name":"Sign (mathematics)","score":0.4431946575641632},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4260137677192688},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.4213413894176483},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.4065648913383484},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3016852140426636},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.1523551046848297},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11804676055908203},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.08444017171859741}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.8308545351028442},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8222746849060059},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7647302150726318},{"id":"https://openalex.org/C12267149","wikidata":"https://www.wikidata.org/wiki/Q282453","display_name":"Support vector machine","level":2,"score":0.7139996290206909},{"id":"https://openalex.org/C17426736","wikidata":"https://www.wikidata.org/wiki/Q419918","display_name":"Histogram of oriented gradients","level":4,"score":0.7092949151992798},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.651957094669342},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.6395918130874634},{"id":"https://openalex.org/C52622490","wikidata":"https://www.wikidata.org/wiki/Q1026626","display_name":"Feature extraction","level":2,"score":0.5691664218902588},{"id":"https://openalex.org/C53533937","wikidata":"https://www.wikidata.org/wiki/Q185020","display_name":"Histogram","level":3,"score":0.5419929027557373},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.46107056736946106},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.45954009890556335},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4488060772418976},{"id":"https://openalex.org/C139676723","wikidata":"https://www.wikidata.org/wiki/Q1193832","display_name":"Sign (mathematics)","level":2,"score":0.4431946575641632},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4260137677192688},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.4213413894176483},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.4065648913383484},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3016852140426636},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.1523551046848297},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11804676055908203},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.08444017171859741},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2015.7168792","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7168792","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5,"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2028880308","https://openalex.org/W2043287532","https://openalex.org/W2051152124","https://openalex.org/W2053572442","https://openalex.org/W2088112688","https://openalex.org/W2109330262","https://openalex.org/W2111858078","https://openalex.org/W2113650053","https://openalex.org/W2117015848","https://openalex.org/W2126628495"],"related_works":["https://openalex.org/W2375218795","https://openalex.org/W2393010557","https://openalex.org/W2071599417","https://openalex.org/W2048716406","https://openalex.org/W1870444468","https://openalex.org/W2979608518","https://openalex.org/W1964725559","https://openalex.org/W2767833206","https://openalex.org/W3109748140","https://openalex.org/W2045053268"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,59],"efficient":[4,38],"FPGA":[5,49],"design":[6,44],"that":[7],"can":[8],"classify":[9],"48":[10],"different":[11],"traffic":[12],"signs":[13],"at":[14],"real-time.":[15],"The":[16,48],"method":[17],"is":[18,40,73],"based":[19],"on":[20,83],"histogram":[21],"of":[22,45,55,63],"oriented":[23],"gradients":[24],"(HOG)":[25],"feature":[26],"extraction":[27],"and":[28],"support":[29],"vector":[30],"machine":[31],"(SVM)":[32],"for":[33],"classification.":[34],"A":[35],"full-pipeline,":[36],"resource":[37],"architecture":[39],"presented":[41],"with":[42,58],"detail":[43],"each":[46],"block.":[47],"implementation":[50],"has":[51],"a":[52,84],"system":[53,71],"clock":[54],"241.7":[56],"MHz":[57],"absolute":[60],"response":[61],"time":[62],"6.5":[64],"s.":[65],"Taking":[66],"streaming":[67],"pixel":[68],"input,":[69],"the":[70,79],"throughput":[72],"about":[74],"106":[75],"times":[76],"faster":[77],"than":[78],"same":[80],"algorithm":[81],"executed":[82],"general":[85],"purpose":[86],"processor.":[87]},"counts_by_year":[{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}