{"id":"https://openalex.org/W1529836044","doi":"https://doi.org/10.1109/iscas.2015.7168600","title":"Improved logic synthesis for memristive stateful logic using multi-memristor implication","display_name":"Improved logic synthesis for memristive stateful logic using multi-memristor implication","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1529836044","doi":"https://doi.org/10.1109/iscas.2015.7168600","mag":"1529836044"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2015.7168600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7168600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010444815","display_name":"Felipe S. Marranghello","orcid":"https://orcid.org/0000-0002-5368-6750"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe S. Marranghello","raw_affiliation_strings":["PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105354099","display_name":"Vinicius Callegaro","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vinicius Callegaro","raw_affiliation_strings":["PPGC","WGC, Federal University of Rio Grande do Sul, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PPGC","institution_ids":[]},{"raw_affiliation_string":"WGC, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076835601","display_name":"Mayler G. A. Martins","orcid":"https://orcid.org/0000-0002-2848-2190"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Mayler G.A. Martins","raw_affiliation_strings":["PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre I. Reis","raw_affiliation_strings":["PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","PPGC","PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PPGC","institution_ids":[]},{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","PPGC","PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PPGC","institution_ids":[]},{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"181","last_page":"184"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stateful-firewall","display_name":"Stateful firewall","score":0.9197977781295776},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8822617530822754},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6742920279502869},{"id":"https://openalex.org/keywords/generalization","display_name":"Generalization","score":0.5314459204673767},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5288625359535217},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4648403525352478},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.36865782737731934},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22198152542114258},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1808832287788391},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.16823309659957886},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0931769609451294}],"concepts":[{"id":"https://openalex.org/C22927095","wikidata":"https://www.wikidata.org/wiki/Q1784206","display_name":"Stateful firewall","level":3,"score":0.9197977781295776},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8822617530822754},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6742920279502869},{"id":"https://openalex.org/C177148314","wikidata":"https://www.wikidata.org/wiki/Q170084","display_name":"Generalization","level":2,"score":0.5314459204673767},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5288625359535217},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4648403525352478},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.36865782737731934},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22198152542114258},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1808832287788391},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.16823309659957886},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0931769609451294},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2015.7168600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2015.7168600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1994082062","https://openalex.org/W2004640050","https://openalex.org/W2025674646","https://openalex.org/W2028017029","https://openalex.org/W2032575251","https://openalex.org/W2059126686","https://openalex.org/W2073273918","https://openalex.org/W2083298190","https://openalex.org/W2112181056","https://openalex.org/W2126480274","https://openalex.org/W2136288682","https://openalex.org/W2155952358","https://openalex.org/W2162651880","https://openalex.org/W2170095368"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W4281558578","https://openalex.org/W1985308002","https://openalex.org/W2056896932","https://openalex.org/W1977171228","https://openalex.org/W2121963733","https://openalex.org/W2170504327","https://openalex.org/W2059422871"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"two":[3],"contributions":[4],"to":[5,17,26,60],"logic":[6,23],"synthesis":[7,24],"for":[8],"memristive":[9],"stateful":[10],"logic.":[11],"Firstly,":[12],"we":[13,32],"demonstrate":[14],"the":[15,28,34,54],"necessity":[16],"correct":[18],"results":[19,46],"provided":[20],"by":[21],"existing":[22],"methods":[25],"ensure":[27],"expected":[29],"computation.":[30],"Secondly,":[31],"propose":[33],"concept":[35],"of":[36,42,51,56],"multi-memristor":[37],"implication":[38],"as":[39],"a":[40,49],"generalization":[41],"multi-input":[43],"implication.":[44],"Experimental":[45],"have":[47],"shown":[48],"reduction":[50],"6.5%":[52],"in":[53],"number":[55],"operations":[57],"when":[58],"compared":[59],"previous":[61],"works.":[62]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}