{"id":"https://openalex.org/W2027120949","doi":"https://doi.org/10.1109/iscas.2014.6865741","title":"Hardware transactional memory on multi-processor FPGA platform","display_name":"Hardware transactional memory on multi-processor FPGA platform","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2027120949","doi":"https://doi.org/10.1109/iscas.2014.6865741","mag":"2027120949"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865741","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865741","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027924588","display_name":"Jeevan Sirkunan","orcid":null},"institutions":[{"id":"https://openalex.org/I4576418","display_name":"University of Technology Malaysia","ror":"https://ror.org/026w31v75","country_code":"MY","type":"education","lineage":["https://openalex.org/I4576418"]}],"countries":["MY"],"is_corresponding":true,"raw_author_name":"Jeevan Sirkunan","raw_affiliation_strings":["Faculty of Electrical Enzineering, Universiti Teknologi Malaysia, Skudai, Johor","Fac. of Electr. Eng., Univ. Teknol. Malaysia, Skudai, Malaysia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Enzineering, Universiti Teknologi Malaysia, Skudai, Johor","institution_ids":["https://openalex.org/I4576418"]},{"raw_affiliation_string":"Fac. of Electr. Eng., Univ. Teknol. Malaysia, Skudai, Malaysia","institution_ids":["https://openalex.org/I4576418"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018366020","display_name":"Chia Yee Ooi","orcid":"https://orcid.org/0000-0003-2307-4048"},"institutions":[{"id":"https://openalex.org/I4528857","display_name":"University of Kuala Lumpur","ror":"https://ror.org/026wwrx19","country_code":"MY","type":"education","lineage":["https://openalex.org/I4528857"]},{"id":"https://openalex.org/I4576418","display_name":"University of Technology Malaysia","ror":"https://ror.org/026w31v75","country_code":"MY","type":"education","lineage":["https://openalex.org/I4576418"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Chia Yee Ooi","raw_affiliation_strings":["Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia Kuala Lumpur, KL, Malaysia","Malaysia-Japan Int. Inst. of Technol., Univ. Teknol. Malaysia Kuala Lumpur, Kuala Lumpur, Malaysia"],"affiliations":[{"raw_affiliation_string":"Malaysia-Japan International Institute of Technology, Universiti Teknologi Malaysia Kuala Lumpur, KL, Malaysia","institution_ids":["https://openalex.org/I4576418"]},{"raw_affiliation_string":"Malaysia-Japan Int. Inst. of Technol., Univ. Teknol. Malaysia Kuala Lumpur, Kuala Lumpur, Malaysia","institution_ids":["https://openalex.org/I4528857"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003412180","display_name":"Nasir Shaikh-Husin","orcid":"https://orcid.org/0000-0001-8115-1270"},"institutions":[{"id":"https://openalex.org/I4576418","display_name":"University of Technology Malaysia","ror":"https://ror.org/026w31v75","country_code":"MY","type":"education","lineage":["https://openalex.org/I4576418"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"N. Shaikh-Husin","raw_affiliation_strings":["Faculty of Electrical Enzineering, Universiti Teknologi Malaysia, Skudai, Johor","Fac. of Electr. Eng., Univ. Teknol. Malaysia, Skudai, Malaysia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Enzineering, Universiti Teknologi Malaysia, Skudai, Johor","institution_ids":["https://openalex.org/I4576418"]},{"raw_affiliation_string":"Fac. of Electr. Eng., Univ. Teknol. Malaysia, Skudai, Malaysia","institution_ids":["https://openalex.org/I4576418"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112326721","display_name":"Yuan Wen Hau","orcid":null},"institutions":[{"id":"https://openalex.org/I4576418","display_name":"University of Technology Malaysia","ror":"https://ror.org/026w31v75","country_code":"MY","type":"education","lineage":["https://openalex.org/I4576418"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Yuan Wen Hau","raw_affiliation_strings":["Faculty of Biosciences and Medical Engineering, Universiti Teknologi Malaysia, Skudai, Johor, Malaysia","Fac. of Biosci. & Med. Eng., Univ. Teknol. Malaysia, Skudai, Malaysia"],"affiliations":[{"raw_affiliation_string":"Faculty of Biosciences and Medical Engineering, Universiti Teknologi Malaysia, Skudai, Johor, Malaysia","institution_ids":["https://openalex.org/I4576418"]},{"raw_affiliation_string":"Fac. of Biosci. & Med. Eng., Univ. Teknol. Malaysia, Skudai, Malaysia","institution_ids":["https://openalex.org/I4576418"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011389229","display_name":"Muhammad Nadzir Marsono","orcid":"https://orcid.org/0000-0002-7468-7461"},"institutions":[{"id":"https://openalex.org/I4576418","display_name":"University of Technology Malaysia","ror":"https://ror.org/026w31v75","country_code":"MY","type":"education","lineage":["https://openalex.org/I4576418"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"M. N. Marsono","raw_affiliation_strings":["Faculty of Electrical Enzineering, Universiti Teknologi Malaysia, Skudai, Johor","Fac. of Electr. Eng., Univ. Teknol. Malaysia, Skudai, Malaysia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Enzineering, Universiti Teknologi Malaysia, Skudai, Johor","institution_ids":["https://openalex.org/I4576418"]},{"raw_affiliation_string":"Fac. of Electr. Eng., Univ. Teknol. Malaysia, Skudai, Malaysia","institution_ids":["https://openalex.org/I4576418"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5027924588"],"corresponding_institution_ids":["https://openalex.org/I4576418"],"apc_list":null,"apc_paid":null,"fwci":0.3448,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.64819305,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"21","issue":null,"first_page":"2744","last_page":"2747"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transactional-memory","display_name":"Transactional memory","score":0.8710981607437134},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8338245749473572},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.7637715339660645},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5776170492172241},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.485450804233551},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.4800187647342682},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46555688977241516},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4095221757888794},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39199766516685486},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.37902167439460754},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.29584503173828125},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27370139956474304},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.10285261273384094},{"id":"https://openalex.org/keywords/database-transaction","display_name":"Database transaction","score":0.08536788821220398},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08025068044662476}],"concepts":[{"id":"https://openalex.org/C134277064","wikidata":"https://www.wikidata.org/wiki/Q878206","display_name":"Transactional memory","level":3,"score":0.8710981607437134},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8338245749473572},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.7637715339660645},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5776170492172241},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.485450804233551},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.4800187647342682},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46555688977241516},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4095221757888794},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39199766516685486},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.37902167439460754},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.29584503173828125},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27370139956474304},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.10285261273384094},{"id":"https://openalex.org/C75949130","wikidata":"https://www.wikidata.org/wiki/Q848010","display_name":"Database transaction","level":2,"score":0.08536788821220398},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08025068044662476},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2014.6865741","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865741","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/17","display_name":"Partnerships for the goals","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1965993826","https://openalex.org/W1986913310","https://openalex.org/W2008330181","https://openalex.org/W2092911542","https://openalex.org/W2099537990","https://openalex.org/W2101545021","https://openalex.org/W2105055683","https://openalex.org/W2113751407","https://openalex.org/W2130062663","https://openalex.org/W2152163809","https://openalex.org/W2161733081","https://openalex.org/W2184157757","https://openalex.org/W2498098339","https://openalex.org/W3149505615","https://openalex.org/W3152011683","https://openalex.org/W4244083566","https://openalex.org/W6674726719","https://openalex.org/W6682292657"],"related_works":["https://openalex.org/W595346907","https://openalex.org/W153296825","https://openalex.org/W598989511","https://openalex.org/W2375779923","https://openalex.org/W2119246493","https://openalex.org/W1969885689","https://openalex.org/W4250245788","https://openalex.org/W8691679","https://openalex.org/W2106198180","https://openalex.org/W2038910711"],"abstract_inverted_index":{"Transactional":[0],"memory":[1,44],"(TM)":[2],"is":[3,20,56,62],"a":[4,41],"promising":[5],"approach":[6],"in":[7,111],"creating":[8],"an":[9],"abstraction":[10],"layer":[11],"for":[12,58],"multi-threaded":[13],"programming.":[14],"However,":[15],"the":[16,33,88,117],"performance":[17],"of":[18,113],"TM":[19,25],"application-specific.":[21],"Previous":[22],"embedded":[23,59],"system":[24,76],"implementations":[26],"exploit":[27],"only":[28,121],"conflict":[29,51,123],"management":[30],"to":[31,66,108],"suit":[32],"application":[34],"requirements.":[35],"In":[36],"this":[37],"paper,":[38],"we":[39],"propose":[40],"hardware":[42],"transactional":[43],"(HTM)":[45],"which":[46],"exploits":[47,122],"both":[48],"version":[49],"and":[50,61],"management.":[52,124],"The":[53,74],"proposed":[54,75],"architecture":[55],"targeted":[57],"applications":[60],"area":[63],"efficient":[64],"compared":[65],"current":[67],"methods":[68],"that":[69,104,120],"apply":[70],"cache":[71],"coherence":[72],"protocols.":[73],"was":[77],"tested":[78],"with":[79,90],"random":[80],"requests":[81],"at":[82],"different":[83],"contention":[84],"levels.":[85],"We":[86],"implemented":[87],"HTM":[89,118],"four":[91],"model":[92],"processors":[93],"on":[94],"Cyclone":[95],"IV":[96],"Field":[97],"Programmable":[98],"Gate":[99],"Array.":[100],"Our":[101],"results":[102],"show":[103],"it":[105],"offers":[106],"up":[107],"14%":[109],"improvement":[110],"terms":[112],"clock":[114],"cycle":[115],"over":[116],"scheme":[119]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}