{"id":"https://openalex.org/W1982839057","doi":"https://doi.org/10.1109/iscas.2014.6865690","title":"Signal reconstruction processor design for compressive sensing","display_name":"Signal reconstruction processor design for compressive sensing","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W1982839057","doi":"https://doi.org/10.1109/iscas.2014.6865690","mag":"1982839057"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080648882","display_name":"Jingwei Xu","orcid":"https://orcid.org/0000-0002-1865-6214"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jingwei Xu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University, College Station, Texas","Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, Texas","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044975351","display_name":"Ehsan Rohani","orcid":"https://orcid.org/0000-0003-2567-0580"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ehsan Rohani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University, College Station, Texas","Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, Texas","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060021504","display_name":"Mehnaz Rahman","orcid":"https://orcid.org/0009-0003-5921-6404"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mehnaz Rahman","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University, College Station, Texas","Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, Texas","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112468803","display_name":"Gwan Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gwan Choi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Texas A&M University, College Station, Texas","Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Texas A&M University, College Station, Texas","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Texas A&M Univ., College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6441,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.68139423,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"2539","last_page":"2542"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10500","display_name":"Sparse and Compressive Sensing Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10500","display_name":"Sparse and Compressive Sensing Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11739","display_name":"Microwave Imaging and Scattering Analysis","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7567086815834045},{"id":"https://openalex.org/keywords/compressed-sensing","display_name":"Compressed sensing","score":0.7097393274307251},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6607038378715515},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6519244313240051},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5556933283805847},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5048244595527649},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.4997987747192383},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4748554229736328},{"id":"https://openalex.org/keywords/signal-reconstruction","display_name":"Signal reconstruction","score":0.46239933371543884},{"id":"https://openalex.org/keywords/high-fidelity","display_name":"High fidelity","score":0.45626401901245117},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.41987791657447815},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4125833213329315},{"id":"https://openalex.org/keywords/reconstruction-algorithm","display_name":"Reconstruction algorithm","score":0.41175079345703125},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.35970431566238403},{"id":"https://openalex.org/keywords/iterative-reconstruction","display_name":"Iterative reconstruction","score":0.3528999090194702},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3467981219291687},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29367464780807495},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.2714804410934448},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22873574495315552},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.21096515655517578},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.1566336750984192},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0865027904510498},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0858398973941803}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7567086815834045},{"id":"https://openalex.org/C124851039","wikidata":"https://www.wikidata.org/wiki/Q2665459","display_name":"Compressed sensing","level":2,"score":0.7097393274307251},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6607038378715515},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6519244313240051},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5556933283805847},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5048244595527649},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.4997987747192383},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4748554229736328},{"id":"https://openalex.org/C70958404","wikidata":"https://www.wikidata.org/wiki/Q7512728","display_name":"Signal reconstruction","level":4,"score":0.46239933371543884},{"id":"https://openalex.org/C113364801","wikidata":"https://www.wikidata.org/wiki/Q26674","display_name":"High fidelity","level":2,"score":0.45626401901245117},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.41987791657447815},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4125833213329315},{"id":"https://openalex.org/C2779898584","wikidata":"https://www.wikidata.org/wiki/Q7820109","display_name":"Reconstruction algorithm","level":3,"score":0.41175079345703125},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.35970431566238403},{"id":"https://openalex.org/C141379421","wikidata":"https://www.wikidata.org/wiki/Q6094427","display_name":"Iterative reconstruction","level":2,"score":0.3528999090194702},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3467981219291687},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29367464780807495},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.2714804410934448},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22873574495315552},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21096515655517578},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.1566336750984192},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0865027904510498},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0858398973941803},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2014.6865690","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865690","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1966602924","https://openalex.org/W2002899298","https://openalex.org/W2003688737","https://openalex.org/W2145096794","https://openalex.org/W2296616510","https://openalex.org/W2963322354","https://openalex.org/W4250955649"],"related_works":["https://openalex.org/W3104324607","https://openalex.org/W2352157283","https://openalex.org/W4206981968","https://openalex.org/W2024417168","https://openalex.org/W4285251805","https://openalex.org/W2563678251","https://openalex.org/W2308961925","https://openalex.org/W2960932467","https://openalex.org/W1896487466","https://openalex.org/W4391183660"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,30,57],"very-large-scale":[4],"integration":[5],"(VLSI)":[6],"design":[7,16,26,70],"to":[8,38,92],"reconstruct":[9,93],"compressively":[10],"sensed":[11],"data.":[12],"The":[13,49,60,69,83],"proposed":[14],"digital":[15],"recovers":[17],"signal":[18],"compressed":[19],"by":[20],"specific":[21],"analog-to-digital":[22],"converter":[23],"(ADC).":[24],"Our":[25],"is":[27,51,67,71,90],"based":[28],"on":[29],"modified":[31],"iterative":[32],"hard":[33],"threshold":[34],"(IHT)":[35],"reconstruction":[36,61],"algorithm":[37,50],"adapt":[39],"unknown":[40],"and":[41,54,89],"varying":[42],"degree":[43],"of":[44,46,98,104],"sparsity":[45,97],"the":[47],"signal.":[48],"composed":[52],"empirically":[53],"implemented":[55],"in":[56],"hardware-friendly":[58],"fashion.":[59],"fidelity":[62],"using":[63,73],"fixed-point":[64],"hardware":[65],"model":[66],"analyzed.":[68],"synthesized":[72],"Synopsys":[74],"Design":[75],"Compiler":[76],"with":[77,95],"TSMC":[78],"45nm":[79],"standard":[80],"cell":[81],"library.":[82],"post-synthesis":[84],"implementation":[85],"consumes":[86],"165":[87],"mW":[88],"able":[91],"data":[94],"information":[96],"4%,":[99],"at":[100],"equivalent":[101],"sampling":[102],"rate":[103],"1":[105],"gigasample-per-second":[106],"(GSPS).":[107]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}