{"id":"https://openalex.org/W2003428429","doi":"https://doi.org/10.1109/iscas.2014.6865606","title":"Temporal multithreading architecture design for a Java processor","display_name":"Temporal multithreading architecture design for a Java processor","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2003428429","doi":"https://doi.org/10.1109/iscas.2014.6865606","mag":"2003428429"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865606","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865606","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000227516","display_name":"Hung-Cheng Su","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Hung-Cheng Su","raw_affiliation_strings":["Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan","Department of Computer Science; National Chiao Tung University; Hsinchu; Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Computer Science; National Chiao Tung University; Hsinchu; Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113784177","display_name":"Tsung-Han Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Tsung-Han Wu","raw_affiliation_strings":["Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan","Department of Computer Science; National Chiao Tung University; Hsinchu; Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Computer Science; National Chiao Tung University; Hsinchu; Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109131651","display_name":"Chun-Jen Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chun-Jen Tsai","raw_affiliation_strings":["National Chiao Tung University, Hsinchu, TW","Department of Computer Science; National Chiao Tung University; Hsinchu; Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Chiao Tung University, Hsinchu, TW","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"Department of Computer Science; National Chiao Tung University; Hsinchu; Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2201","last_page":"2204"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8560600876808167},{"id":"https://openalex.org/keywords/embedded-java","display_name":"Embedded Java","score":0.7696173191070557},{"id":"https://openalex.org/keywords/java","display_name":"Java","score":0.687465250492096},{"id":"https://openalex.org/keywords/java-concurrency","display_name":"Java concurrency","score":0.6655111908912659},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.6609979271888733},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.6279469728469849},{"id":"https://openalex.org/keywords/real-time-java","display_name":"Real time Java","score":0.5505151152610779},{"id":"https://openalex.org/keywords/strictfp","display_name":"strictfp","score":0.5446287393569946},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5050893425941467},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4648752510547638},{"id":"https://openalex.org/keywords/java-card","display_name":"Java Card","score":0.46300768852233887},{"id":"https://openalex.org/keywords/virtual-machine","display_name":"Virtual machine","score":0.42770063877105713},{"id":"https://openalex.org/keywords/java-annotation","display_name":"Java annotation","score":0.4252217710018158},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.1853870153427124}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8560600876808167},{"id":"https://openalex.org/C175224512","wikidata":"https://www.wikidata.org/wiki/Q1334980","display_name":"Embedded Java","level":5,"score":0.7696173191070557},{"id":"https://openalex.org/C548217200","wikidata":"https://www.wikidata.org/wiki/Q251","display_name":"Java","level":2,"score":0.687465250492096},{"id":"https://openalex.org/C181907185","wikidata":"https://www.wikidata.org/wiki/Q1100098","display_name":"Java concurrency","level":4,"score":0.6655111908912659},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.6609979271888733},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.6279469728469849},{"id":"https://openalex.org/C132106392","wikidata":"https://www.wikidata.org/wiki/Q1373903","display_name":"Real time Java","level":3,"score":0.5505151152610779},{"id":"https://openalex.org/C174954855","wikidata":"https://www.wikidata.org/wiki/Q7623626","display_name":"strictfp","level":4,"score":0.5446287393569946},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5050893425941467},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4648752510547638},{"id":"https://openalex.org/C47747970","wikidata":"https://www.wikidata.org/wiki/Q46101","display_name":"Java Card","level":4,"score":0.46300768852233887},{"id":"https://openalex.org/C25344961","wikidata":"https://www.wikidata.org/wiki/Q192726","display_name":"Virtual machine","level":2,"score":0.42770063877105713},{"id":"https://openalex.org/C168702491","wikidata":"https://www.wikidata.org/wiki/Q567345","display_name":"Java annotation","level":4,"score":0.4252217710018158},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.1853870153427124}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2014.6865606","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865606","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1989787412","https://openalex.org/W1994732481","https://openalex.org/W2010689663","https://openalex.org/W2012760068","https://openalex.org/W2072513255","https://openalex.org/W2090682620","https://openalex.org/W2130106957","https://openalex.org/W2135458626","https://openalex.org/W2137613650","https://openalex.org/W2164404626","https://openalex.org/W6679092825"],"related_works":["https://openalex.org/W2170470279","https://openalex.org/W356503253","https://openalex.org/W1780290295","https://openalex.org/W1553103764","https://openalex.org/W412736943","https://openalex.org/W2041674393","https://openalex.org/W2197133764","https://openalex.org/W2186199411","https://openalex.org/W2347958312","https://openalex.org/W1797556693"],"abstract_inverted_index":{"In":[0],"this":[1,75],"paper,":[2],"we":[3],"presents":[4],"the":[5,28,32,35,39,52,57,107,122,125],"design":[6],"of":[7,34,56,116],"a":[8,14,24,70,84,117],"hardware":[9,89],"temporal":[10],"multi-threading":[11,81,138],"architecture":[12,73,90],"for":[13,49,61,83,132],"Java":[15,18,36,58,85,128],"processor.":[16,86],"The":[17,87,102],"virtual":[19],"machine":[20,26],"(JVM)":[21],"model":[22],"is":[23,31,42,111,130],"stack":[25,41],"where":[27],"process":[29],"state":[30],"snapshot":[33],"stack.":[37],"If":[38],"runtime":[40,59],"stored":[43],"(or":[44],"cached)":[45],"in":[46,74],"on-chip":[47],"memory":[48],"performance":[50],"reasons,":[51],"backup":[53],"and":[54,94],"restoration":[55],"stacks":[60],"context":[62],"switching":[63],"would":[64],"be":[65],"expensive":[66],"operations.":[67,139],"We":[68],"propose":[69],"Ping-Pong":[71],"buffer":[72],"paper":[76],"to":[77],"facilitate":[78],"fully":[79],"hardware-based":[80],"capability":[82],"proposed":[88,108,126],"has":[91],"been":[92],"implemented":[93],"verified":[95],"on":[96],"an":[97],"FPGA":[98],"platform,":[99],"Xilinx":[100],"ML605.":[101],"experimental":[103],"results":[104],"show":[105],"that":[106,115,135],"context-switching":[109],"efficiency":[110],"much":[112],"higher":[113],"than":[114],"software-based":[118],"VM":[119],"such":[120],"as":[121],"CVM-JIT.":[123],"Therefore,":[124],"hardwired":[127],"processor":[129],"promising":[131],"embedded":[133],"applications":[134],"require":[136],"heavy":[137]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}