{"id":"https://openalex.org/W1965115854","doi":"https://doi.org/10.1109/iscas.2014.6865537","title":"Power efficient and high troughtput multi-size IDCT targeting UHD HEVC decoders","display_name":"Power efficient and high troughtput multi-size IDCT targeting UHD HEVC decoders","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W1965115854","doi":"https://doi.org/10.1109/iscas.2014.6865537","mag":"1965115854"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865537","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033532286","display_name":"Ruhan Concei\u00e7\u00e3o","orcid":"https://orcid.org/0000-0002-3975-2838"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ruhan Conceicao","raw_affiliation_strings":["Group of Architecture and Integrated Circuits (GACI), Federal University of Pelotas (UFPel), Pelotas, Brazil","Group of Archit. & Integrated Circuits (GACI), Fed. Univ. of Pelotas (UFPel), Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architecture and Integrated Circuits (GACI), Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Archit. & Integrated Circuits (GACI), Fed. Univ. of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058793876","display_name":"J. Claudio de Souza","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"J. Claudio de Souza","raw_affiliation_strings":["Group of Architecture and Integrated Circuits (GACI), Federal University of Pelotas (UFPel), Pelotas, Brazil","Group of Archit. & Integrated Circuits (GACI), Fed. Univ. of Pelotas (UFPel), Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architecture and Integrated Circuits (GACI), Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Archit. & Integrated Circuits (GACI), Fed. Univ. of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033760859","display_name":"Ricardo Jeske","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Jeske","raw_affiliation_strings":["Group of Architecture and Integrated Circuits (GACI), Federal University of Pelotas (UFPel), Pelotas, Brazil","Group of Archit. & Integrated Circuits (GACI), Fed. Univ. of Pelotas (UFPel), Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architecture and Integrated Circuits (GACI), Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Archit. & Integrated Circuits (GACI), Fed. Univ. of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081630912","display_name":"Marcelo Porto","orcid":"https://orcid.org/0000-0003-3827-3023"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcelo Porto","raw_affiliation_strings":["Group of Architecture and Integrated Circuits (GACI), Federal University of Pelotas (UFPel), Pelotas, Brazil","Group of Archit. & Integrated Circuits (GACI), Fed. Univ. of Pelotas (UFPel), Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architecture and Integrated Circuits (GACI), Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Archit. & Integrated Circuits (GACI), Fed. Univ. of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057414253","display_name":"Bruno Zatt","orcid":"https://orcid.org/0000-0002-8045-957X"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Bruno Zatt","raw_affiliation_strings":["Group of Architecture and Integrated Circuits (GACI), Federal University of Pelotas (UFPel), Pelotas, Brazil","Group of Archit. & Integrated Circuits (GACI), Fed. Univ. of Pelotas (UFPel), Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architecture and Integrated Circuits (GACI), Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Archit. & Integrated Circuits (GACI), Fed. Univ. of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070735330","display_name":"Luciano Agostini","orcid":"https://orcid.org/0000-0002-3421-5830"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luciano Agostini","raw_affiliation_strings":["Group of Architecture and Integrated Circuits (GACI), Federal University of Pelotas (UFPel), Pelotas, Brazil","Group of Archit. & Integrated Circuits (GACI), Fed. Univ. of Pelotas (UFPel), Pelotas, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architecture and Integrated Circuits (GACI), Federal University of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Archit. & Integrated Circuits (GACI), Fed. Univ. of Pelotas (UFPel), Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1925","last_page":"1928"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.9214548468589783},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.773634672164917},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7439897060394287},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.683713436126709},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.49728086590766907},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.49726584553718567},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4935857057571411},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.489534467458725},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.4600825607776642},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.42922401428222656},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.41381049156188965},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.41159722208976746},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3926922678947449},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3542729318141937},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23414301872253418},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12057158350944519},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09279704093933105}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.9214548468589783},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.773634672164917},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7439897060394287},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.683713436126709},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.49728086590766907},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.49726584553718567},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4935857057571411},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.489534467458725},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.4600825607776642},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.42922401428222656},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.41381049156188965},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.41159722208976746},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3926922678947449},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3542729318141937},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23414301872253418},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12057158350944519},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09279704093933105},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2014.6865537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865537","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8700000047683716,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1971455233","https://openalex.org/W1983730130","https://openalex.org/W2033140753","https://openalex.org/W2048293482","https://openalex.org/W2063555319","https://openalex.org/W2089133289","https://openalex.org/W2105815873","https://openalex.org/W2146395539","https://openalex.org/W2155729921","https://openalex.org/W2538218036","https://openalex.org/W2546006849","https://openalex.org/W6666407705"],"related_works":["https://openalex.org/W2031155269","https://openalex.org/W2171845075","https://openalex.org/W1777852485","https://openalex.org/W1974740638","https://openalex.org/W1582003487","https://openalex.org/W2050127689","https://openalex.org/W3128475717","https://openalex.org/W2122042448","https://openalex.org/W2523825820","https://openalex.org/W4254448570"],"abstract_inverted_index":{"This":[0],"paper":[1,44],"is":[2],"focused":[3],"on":[4],"the":[5,10,21,69,87,129,133],"inverse":[6],"transforms":[7,29],"defined":[8],"in":[9,42,78,91],"HEVC":[11,18],"(High":[12],"Efficiency":[13],"Video":[14],"Coding)":[15],"standard.":[16],"The":[17,38,111,124],"standard":[19],"allows":[20],"use":[22],"of":[23,63,80],"four":[24],"transform":[25],"sizes,":[26],"including":[27],"novel":[28],"applied":[30],"over":[31],"bigger":[32],"block":[33],"sizes":[34],"(16\u00d716":[35],"and":[36,83,100,108,119],"32\u00d732).":[37],"hardware":[39,81],"architecture":[40,70,88,131],"presented":[41],"this":[43],"was":[45,71,89],"planned":[46,73],"to":[47,74,143,158],"reach":[48,75],"real-time":[49,145],"processing":[50],"(at":[51],"30":[52],"frames":[53],"per":[54],"second)":[55],"for":[56,147],"ultra-higher":[57],"solution":[58],"videos,":[59],"exploiting":[60],"high":[61],"level":[62],"parallelism.":[64],"As":[65],"a":[66,92,97,153],"secondary":[67],"goal,":[68],"also":[72],"low":[76],"cost":[77],"terms":[79],"consumption":[82,155],"power":[84,154],"dissipation.":[85],"Thus,":[86],"designed":[90,130],"purely":[93],"combinational":[94],"way,":[95],"using":[96],"multiplierless":[98],"approach":[99],"employing":[101],"an":[102,114],"optimization":[103],"algorithm":[104],"through":[105],"operations":[106],"reuse":[107],"sub-expressions":[109],"sharing.":[110],"synthesis":[112,125],"targeted":[113],"Altera":[115],"Stratix":[116],"V":[117],"FPGA":[118],"ASIC":[120],"90nm":[121],"standard-cells":[122],"technology.":[123],"results":[126,136],"show":[127],"that":[128],"has":[132],"best":[134],"performance":[135],"among":[137],"all":[138],"related":[139],"works,":[140],"being":[141],"able":[142],"achieve":[144],"decoding":[146],"UHD":[148],"videos":[149],"(7680\u00d74320":[150],"pixels)":[151],"with":[152],"from":[156],"33.8mW":[157],"339.2":[159],"mW.":[160]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}