{"id":"https://openalex.org/W2112562688","doi":"https://doi.org/10.1109/iscas.2014.6865471","title":"TSPC Flip-Flop circuit design with three-independent-gate silicon nanowire FETs","display_name":"TSPC Flip-Flop circuit design with three-independent-gate silicon nanowire FETs","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2112562688","doi":"https://doi.org/10.1109/iscas.2014.6865471","mag":"2112562688"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865471","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865471","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/201913","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103004961","display_name":"Xifan Tang","orcid":"https://orcid.org/0000-0003-2203-3981"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Xifan Tang","raw_affiliation_strings":["School of Computer and Communication Sciences, EPFL, Switzerland","School of Computer and Communication Science, EPFL, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"School of Computer and Communication Sciences, EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"School of Computer and Communication Science, EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100706723","display_name":"J. Andrew Zhang","orcid":"https://orcid.org/0000-0002-6102-3762"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Jian Zhang","raw_affiliation_strings":["Integrated Systems Laboratory, EPFL, Switzerland","Integrated Systems Lab, EPFL,Lausanne,Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Lab, EPFL,Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002568331","display_name":"Pierre\u2010Emmanuel Gaillardon","orcid":"https://orcid.org/0000-0003-3634-3999"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Pierre-Emmanuel Gaillardon","raw_affiliation_strings":["Integrated Systems Laboratory, EPFL, Switzerland","Integrated Systems Lab, EPFL,Lausanne,Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Lab, EPFL,Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["Integrated Systems Laboratory, EPFL, Switzerland","Integrated Systems Lab, EPFL,Lausanne,Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Lab, EPFL,Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5103004961"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":1.277,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.83437989,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1660","last_page":"1663"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5858320593833923},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5631597638130188},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5368585586547852},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49542534351348877},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47026118636131287},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3470364511013031},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2609662115573883},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1976775825023651}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5858320593833923},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5631597638130188},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5368585586547852},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49542534351348877},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47026118636131287},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3470364511013031},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2609662115573883},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1976775825023651}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2014.6865471","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865471","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.872.4247","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.872.4247","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://si2.epfl.ch/%7Edemichel/publications/archive/2014/06865471.pdf","raw_type":"text"},{"id":"pmh:oai:infoscience.epfl.ch:201913","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/201913","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:201913","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/201913","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W387195700","https://openalex.org/W1969849133","https://openalex.org/W2011829553","https://openalex.org/W2046641314","https://openalex.org/W2055215434","https://openalex.org/W2117181658","https://openalex.org/W2145876393","https://openalex.org/W2156694126","https://openalex.org/W2156943735","https://openalex.org/W2161000806","https://openalex.org/W2163605226","https://openalex.org/W3143002681","https://openalex.org/W4243164749","https://openalex.org/W6653525883"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W4281558578","https://openalex.org/W1985308002","https://openalex.org/W2766377030","https://openalex.org/W1977171228","https://openalex.org/W2121963733","https://openalex.org/W2170504327","https://openalex.org/W2041787842"],"abstract_inverted_index":{"True":[0],"Single-Phase":[1],"Clock":[2],"(TSPC)":[3],"Flip-Flops,":[4],"based":[5],"on":[6],"dynamic":[7],"logic":[8,20],"implementation,":[9],"are":[10],"area-saving":[11],"and":[12,85,99,119,124],"high-speed":[13],"compared":[14,129],"to":[15,36,79,130],"standard":[16],"static":[17],"flip-flops.":[18],"Furthermore,":[19],"gates":[21,48],"can":[22,62],"be":[23],"embedded":[24],"into":[25],"TSPC":[26,93,113],"flip-flops":[27],"which":[28],"significantly":[29],"improves":[30,115],"performance.":[31],"As":[32],"a":[33,71],"promising":[34],"approach":[35],"keep":[37],"the":[38,64,102],"pace":[39],"of":[40,66,104],"Moore's":[41],"Law,":[42],"functionality-enhanced":[43],"devices":[44],"with":[45,96],"multiple":[46],"independent":[47],"have":[49],"drown":[50],"many":[51],"recent":[52],"interests.":[53],"In":[54,88],"particular,":[55],"Three-Independent-Gate":[56],"Silicon":[57],"Nanowire":[58],"FETs":[59],"(TIG":[60],"SiNWFETs)":[61],"realize":[63],"functionality":[65],"two":[67],"serial":[68],"transistors":[69],"in":[70,82,121],"single":[72],"device.":[73],"Therefore,":[74],"they":[75],"open":[76],"new":[77],"opportunities":[78],"compact":[80],"designs":[81],"both":[83],"arithmetic":[84],"control":[86],"circuits.":[87],"this":[89],"paper,":[90],"we":[91],"propose":[92],"flip-flop":[94,114],"implementation":[95],"asynchronous":[97],"set":[98],"reset":[100],"using":[101],"compactness":[103],"TIG":[105,111],"SiNWFET.":[106],"Electrical":[107],"simulations":[108],"show":[109],"that":[110],"SiNWFET-based":[112],"nearly":[116],"20%,":[117],"30%":[118],"7%":[120],"area,":[122],"delay":[123],"leakage":[125],"power":[126],"respectively":[127],"as":[128],"its":[131],"LSTP":[132],"FinFET":[133],"counterpart":[134],"at":[135],"22nm.":[136]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}