{"id":"https://openalex.org/W2022888595","doi":"https://doi.org/10.1109/iscas.2014.6865445","title":"An AER handshake-less modular infrastructure PCB with x8 2.5Gbps LVDS serial links","display_name":"An AER handshake-less modular infrastructure PCB with x8 2.5Gbps LVDS serial links","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2022888595","doi":"https://doi.org/10.1109/iscas.2014.6865445","mag":"2022888595"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865445","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865445","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://idus.us.es/handle//11441/91252","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041100553","display_name":"Taras Iakymchuk","orcid":null},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"T. Iakymchuk","raw_affiliation_strings":["ETSE. GPDS. Dpto. Ing. Electr\u00f3nica, University of Valencia","ETSE. GPDS. Dipt. Ing. Electron., Univ. of Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETSE. GPDS. Dpto. Ing. Electr\u00f3nica, University of Valencia","institution_ids":["https://openalex.org/I16097986"]},{"raw_affiliation_string":"ETSE. GPDS. Dipt. Ing. Electron., Univ. of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047216377","display_name":"Alfredo Rosado-Mu\u00f1oz","orcid":"https://orcid.org/0000-0002-0429-0573"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Rosado","raw_affiliation_strings":["ETSE. GPDS. Dpto. Ing. Electr\u00f3nica, University of Valencia","ETSE. GPDS. Dipt. Ing. Electron., Univ. of Valencia, Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETSE. GPDS. Dpto. Ing. Electr\u00f3nica, University of Valencia","institution_ids":["https://openalex.org/I16097986"]},{"raw_affiliation_string":"ETSE. GPDS. Dipt. Ing. Electron., Univ. of Valencia, Valencia, Spain","institution_ids":["https://openalex.org/I16097986"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079540787","display_name":"Teresa Serrano\u2010Gotarredona","orcid":"https://orcid.org/0000-0001-5714-2526"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"T. Serrano-Gotarredona","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC and Univ. Sevilla), SPAIN","Inst. de Microelectron. de Sevilla, Univ. Sevilla, Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC and Univ. Sevilla), SPAIN","institution_ids":["https://openalex.org/I4210104545"]},{"raw_affiliation_string":"Inst. de Microelectron. de Sevilla, Univ. Sevilla, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025922642","display_name":"B. Linares-Barranco","orcid":"https://orcid.org/0000-0002-1813-4889"},"institutions":[{"id":"https://openalex.org/I4210104545","display_name":"Instituto de Microelectr\u00f3nica de Sevilla","ror":"https://ror.org/01mqtzm43","country_code":"ES","type":"facility","lineage":["https://openalex.org/I134820265","https://openalex.org/I4210104545","https://openalex.org/I4210147934","https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"B. Linares-Barranco","raw_affiliation_strings":["Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC and Univ. Sevilla), SPAIN","Inst. de Microelectron. de Sevilla, Univ. Sevilla, Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Instituto de Microelectr\u00f3nica de Sevilla, IMSE-CNM (CSIC and Univ. Sevilla), SPAIN","institution_ids":["https://openalex.org/I4210104545"]},{"raw_affiliation_string":"Inst. de Microelectron. de Sevilla, Univ. Sevilla, Sevilla, Spain","institution_ids":["https://openalex.org/I4210104545"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051554664","display_name":"\u00c1ngel Jim\u00e9nez-Fern\u00e1ndez","orcid":"https://orcid.org/0000-0003-3061-5922"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Jimenez-Fernandez","raw_affiliation_strings":["ETSE. GPDS. Dpto. Ing. Electr\u00f3nica, University of Valencia","Robotic & Technol. of Comput. Lab., Univ. Sevilla, Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETSE. GPDS. Dpto. Ing. Electr\u00f3nica, University of Valencia","institution_ids":["https://openalex.org/I16097986"]},{"raw_affiliation_string":"Robotic & Technol. of Comput. Lab., Univ. Sevilla, Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050129780","display_name":"Alejandro Linares-Barranco","orcid":"https://orcid.org/0000-0002-6056-740X"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Linares-Barranco","raw_affiliation_strings":["ETSE. GPDS. Dpto. Ing. Electr\u00f3nica, University of Valencia","Robotic & Technol. of Comput. Lab., Univ. Sevilla, Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETSE. GPDS. Dpto. Ing. Electr\u00f3nica, University of Valencia","institution_ids":["https://openalex.org/I16097986"]},{"raw_affiliation_string":"Robotic & Technol. of Comput. Lab., Univ. Sevilla, Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012722971","display_name":"G. Jim\u00e9nez","orcid":"https://orcid.org/0000-0003-4512-6750"},"institutions":[{"id":"https://openalex.org/I16097986","display_name":"Universitat de Val\u00e8ncia","ror":"https://ror.org/043nxc105","country_code":"ES","type":"education","lineage":["https://openalex.org/I16097986"]},{"id":"https://openalex.org/I79238269","display_name":"Universidad de Sevilla","ror":"https://ror.org/03yxnpp24","country_code":"ES","type":"education","lineage":["https://openalex.org/I79238269"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"G. Jimenez-Moreno","raw_affiliation_strings":["ETSE. GPDS. Dpto. Ing. Electr\u00f3nica, University of Valencia","Robotic & Technol. of Comput. Lab., Univ. Sevilla, Sevilla, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ETSE. GPDS. Dpto. Ing. Electr\u00f3nica, University of Valencia","institution_ids":["https://openalex.org/I16097986"]},{"raw_affiliation_string":"Robotic & Technol. of Comput. Lab., Univ. Sevilla, Sevilla, Spain","institution_ids":["https://openalex.org/I79238269"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.5263,"has_fulltext":false,"cited_by_count":32,"citation_normalized_percentile":{"value":0.97878759,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"12","issue":null,"first_page":"1556","last_page":"1559"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/handshake","display_name":"Handshake","score":0.7692683935165405},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7663112878799438},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7040926218032837},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6108438968658447},{"id":"https://openalex.org/keywords/serial-communication","display_name":"Serial communication","score":0.5502236485481262},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4962661862373352},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.49129408597946167},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.45526719093322754},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.45193612575531006},{"id":"https://openalex.org/keywords/backplane","display_name":"Backplane","score":0.41815710067749023},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.27471452951431274},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26770907640457153}],"concepts":[{"id":"https://openalex.org/C2778000800","wikidata":"https://www.wikidata.org/wiki/Q830043","display_name":"Handshake","level":3,"score":0.7692683935165405},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7663112878799438},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7040926218032837},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6108438968658447},{"id":"https://openalex.org/C51707140","wikidata":"https://www.wikidata.org/wiki/Q518280","display_name":"Serial communication","level":2,"score":0.5502236485481262},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4962661862373352},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.49129408597946167},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.45526719093322754},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.45193612575531006},{"id":"https://openalex.org/C134256836","wikidata":"https://www.wikidata.org/wiki/Q545913","display_name":"Backplane","level":2,"score":0.41815710067749023},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.27471452951431274},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26770907640457153}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2014.6865445","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865445","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:idus.us.es:11441/91252","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/91252","pdf_url":null,"source":{"id":"https://openalex.org/S4306401665","display_name":"Deposito de Investigacion Universidad de Sevilla (University of Seville)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:idus.us.es:11441/91252","is_oa":true,"landing_page_url":"https://idus.us.es/handle//11441/91252","pdf_url":null,"source":{"id":"https://openalex.org/S4306401665","display_name":"Deposito de Investigacion Universidad de Sevilla (University of Seville)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79238269","host_organization_name":"Universidad de Sevilla","host_organization_lineage":["https://openalex.org/I79238269"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1547056875","https://openalex.org/W1975801482","https://openalex.org/W2001070797","https://openalex.org/W2016574277","https://openalex.org/W2035382009","https://openalex.org/W2041959877","https://openalex.org/W2065741312","https://openalex.org/W2094502999","https://openalex.org/W2095725009","https://openalex.org/W2103507131","https://openalex.org/W2111087492","https://openalex.org/W2124759970","https://openalex.org/W2132870234","https://openalex.org/W2149530067","https://openalex.org/W2153041354","https://openalex.org/W6678421672","https://openalex.org/W6682459074"],"related_works":["https://openalex.org/W2358991869","https://openalex.org/W3099531851","https://openalex.org/W4285173741","https://openalex.org/W1486050759","https://openalex.org/W2140591466","https://openalex.org/W2124260068","https://openalex.org/W2361589702","https://openalex.org/W2358115269","https://openalex.org/W2735223337","https://openalex.org/W2068371244"],"abstract_inverted_index":{"Nowadays":[0],"spike-based":[1],"brain":[2,26],"processing":[3],"emulation":[4,28],"is":[5,52,141],"taking":[6],"off.":[7],"Several":[8],"EU":[9],"and":[10,151],"others":[11],"worldwide":[12],"projects":[13],"are":[14],"demonstrating":[15],"this,":[16],"like":[17],"SpiNNaker,":[18],"BrainScaleS,":[19],"FACETS,":[20],"or":[21,60],"NeuroGrid.":[22],"The":[23,109,139],"larger":[24],"the":[25,32,34,38,46,55,65,147],"process":[27],"on":[29,54,106,143],"silicon":[30],"is,":[31],"higher":[33],"communication":[35,66],"performance":[36,56,98],"of":[37,48,99],"hosting":[39],"platforms":[40],"has":[41],"to":[42,120],"be.":[43],"Many":[44],"times":[45],"bottleneck":[47],"these":[49],"system":[50],"implementations":[51],"not":[53],"inside":[57],"a":[58,61,72,96],"chip":[59],"board,":[62],"but":[63],"in":[64,145],"between":[67],"boards.":[68,138],"This":[69],"paper":[70,140],"describes":[71],"novel":[73],"modular":[74,132],"Address-Event-Representation":[75],"(AER)":[76],"FPGA-based":[77],"(Spartan6)":[78],"infrastructure":[79],"PCB":[80],"(the":[81],"AER-Node":[82],"board)":[83],"with":[84,114,125],"2.5Gbps":[85],"LVDS":[86,148],"high":[87],"speed":[88],"serial":[89,149],"links":[90],"over":[91],"SATA":[92],"cables":[93],"that":[94],"offers":[95],"peak":[97],"32-bit":[100],"62.5Meps":[101],"(Mega":[102],"events":[103],"per":[104],"second)":[105],"board-to-board":[107],"communications.":[108],"board":[110],"allows":[111],"back":[112],"compatibility":[113],"parallel":[115,123],"AER":[116],"devices":[117],"supporting":[118],"up":[119],"x2":[121],"28-bit":[122],"data":[124],"asynchronous":[126],"handshake.":[127],"These":[128],"boards":[129],"also":[130],"allow":[131],"expansion":[133],"functionality":[134],"through":[135],"several":[136],"daughter":[137],"focused":[142],"describing":[144],"detail":[146],"interface":[150],"presenting":[152],"its":[153],"performance.":[154]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}