{"id":"https://openalex.org/W2031978654","doi":"https://doi.org/10.1109/iscas.2014.6865437","title":"Reconfiguration network design for SEU recovery in FPGAs","display_name":"Reconfiguration network design for SEU recovery in FPGAs","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2031978654","doi":"https://doi.org/10.1109/iscas.2014.6865437","mag":"2031978654"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865437","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865437","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056452912","display_name":"Ediz Cetin","orcid":"https://orcid.org/0000-0002-9313-3034"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Ediz Cetin","raw_affiliation_strings":["School of Electrical Engineering & Telecommunications, University of New South Wales, Sydney, Australia","Sch. of Electr. Eng. & Telecommun, Univ. of New South Wales, Sydney, NSW, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering & Telecommunications, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"Sch. of Electr. Eng. & Telecommun, Univ. of New South Wales, Sydney, NSW, Australia","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084619663","display_name":"Oliver Diessel","orcid":"https://orcid.org/0000-0003-0725-5957"},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Oliver Diessel","raw_affiliation_strings":["School of Computer Science & Engineering, University of New South Wales, Sydney, Australia","[School of Computer Science and Engineering University of New South Wales, Sydney, NSW, Australia]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science & Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"[School of Computer Science and Engineering University of New South Wales, Sydney, NSW, Australia]","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084728372","display_name":"Lingkan Gong","orcid":null},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Lingkan Gong","raw_affiliation_strings":["School of Computer Science & Engineering, University of New South Wales, Sydney, Australia","[School of Computer Science and Engineering University of New South Wales, Sydney, NSW, Australia]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science & Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"[School of Computer Science and Engineering University of New South Wales, Sydney, NSW, Australia]","institution_ids":["https://openalex.org/I31746571"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075831257","display_name":"Victor Lai","orcid":null},"institutions":[{"id":"https://openalex.org/I31746571","display_name":"UNSW Sydney","ror":"https://ror.org/03r8z3t63","country_code":"AU","type":"education","lineage":["https://openalex.org/I31746571"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Victor Lai","raw_affiliation_strings":["School of Computer Science & Engineering, University of New South Wales, Sydney, Australia","[School of Computer Science and Engineering University of New South Wales, Sydney, NSW, Australia]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computer Science & Engineering, University of New South Wales, Sydney, Australia","institution_ids":["https://openalex.org/I31746571"]},{"raw_affiliation_string":"[School of Computer Science and Engineering University of New South Wales, Sydney, NSW, Australia]","institution_ids":["https://openalex.org/I31746571"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4259,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.68024606,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"1524","last_page":"1527"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9584958553314209},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8778880834579468},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.663701057434082},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6630210876464844},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6536437273025513},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10437381267547607}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9584958553314209},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8778880834579468},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.663701057434082},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6630210876464844},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6536437273025513},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10437381267547607}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2014.6865437","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865437","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1966566188","https://openalex.org/W2007310349","https://openalex.org/W2015769541","https://openalex.org/W2106952726","https://openalex.org/W2125640276","https://openalex.org/W2137235679","https://openalex.org/W2342204193"],"related_works":["https://openalex.org/W1984105700","https://openalex.org/W3023202431","https://openalex.org/W2130472321","https://openalex.org/W2365996311","https://openalex.org/W2156641820","https://openalex.org/W2013035321","https://openalex.org/W2377973672","https://openalex.org/W3217667592","https://openalex.org/W2045583347","https://openalex.org/W1935885523"],"abstract_inverted_index":{"Field-Programmable":[0],"Gate":[1],"Array":[2],"(FPGA)":[3],"systems":[4],"provide":[5],"an":[6],"ideal":[7],"platform":[8],"for":[9,14,29],"meeting":[10],"the":[11,46,53,61,101,106,110],"computation":[12],"requirements":[13],"future":[15],"on-board":[16],"processing.":[17],"FPGAs,":[18],"however,":[19],"are":[20],"susceptible":[21],"to":[22,63],"radiation-induced":[23],"Single":[24],"Event":[25],"Upsets":[26],"(SEUs).":[27],"Techniques":[28],"partially":[30],"reconfiguring":[31],"a":[32,36,56],"corrupted":[33],"module":[34],"of":[35,55,109],"Triple":[37],"Modular":[38],"Redundant":[39],"(TMR)":[40],"implementation":[41],"have":[42],"been":[43],"described":[44],"in":[45,67],"literature.":[47],"In":[48],"this":[49],"paper":[50],"we":[51],"detail":[52],"design":[54],"reconfiguration":[57,70,102,111],"network":[58,112],"that":[59,91,105],"provides":[60],"infrastructure":[62],"enable":[64],"SEU":[65],"recovery":[66,94],"FPGAs.":[68],"The":[69,88],"network's":[71],"structure":[72],"and":[73,85,104],"operation":[74],"is":[75,98,113],"detailed":[76],"along":[77],"with":[78],"performance":[79],"analysis":[80],"using":[81],"results":[82,89],"from":[83,96],"simulated":[84],"implemented":[86],"designs.":[87],"indicate":[90],"total":[92],"error":[93],"time":[95],"SEUs":[97],"dominated":[99],"by":[100],"delay,":[103],"communication":[107],"delay":[108],"relatively":[114],"small.":[115]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}