{"id":"https://openalex.org/W2028438462","doi":"https://doi.org/10.1109/iscas.2014.6865419","title":"CMOS inverter analytical delay model considering all operating regions","display_name":"CMOS inverter analytical delay model considering all operating regions","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2028438462","doi":"https://doi.org/10.1109/iscas.2014.6865419","mag":"2028438462"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865419","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865419","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010444815","display_name":"Felipe S. Marranghello","orcid":"https://orcid.org/0000-0002-5368-6750"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe S. Marranghello","raw_affiliation_strings":["PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","PGMICRO, Fed. Univ. of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PGMICRO, Fed. Univ. of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre I. Reis","raw_affiliation_strings":["PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","PGMICRO, Fed. Univ. of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PGMICRO, Fed. Univ. of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","PGMICRO, Fed. Univ. of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PGMICRO, Fed. Univ. of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1452","last_page":"1455"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.8291529417037964},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7983994483947754},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.6736407279968262},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.585341215133667},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5314496755599976},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5309089422225952},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.46511462330818176},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.42576003074645996},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27521800994873047},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2589349150657654},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.19890516996383667}],"concepts":[{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.8291529417037964},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7983994483947754},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.6736407279968262},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.585341215133667},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5314496755599976},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5309089422225952},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.46511462330818176},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.42576003074645996},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27521800994873047},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2589349150657654},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.19890516996383667},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2014.6865419","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865419","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1982756257","https://openalex.org/W1997782294","https://openalex.org/W2059941121","https://openalex.org/W2069345435","https://openalex.org/W2091881407","https://openalex.org/W2098352262","https://openalex.org/W2114187135","https://openalex.org/W2121147609","https://openalex.org/W2134067926","https://openalex.org/W2134909205","https://openalex.org/W2135880741","https://openalex.org/W2161300695","https://openalex.org/W3144573847"],"related_works":["https://openalex.org/W2806295079","https://openalex.org/W98453623","https://openalex.org/W2340624421","https://openalex.org/W1980973127","https://openalex.org/W2417422674","https://openalex.org/W2144789955","https://openalex.org/W2113058922","https://openalex.org/W2124774379","https://openalex.org/W2031341053","https://openalex.org/W2066132080"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2,81],"an":[3,82],"accurate":[4],"analytical":[5],"delay":[6,79],"model":[7,54,76,80],"for":[8,25],"CMOS":[9,64],"inverter":[10,65],"considering":[11],"both":[12,43],"subthreshold":[13],"and":[14,47,87],"superthreshold":[15],"operating":[16,28,45],"regions.":[17],"Previous":[18],"related":[19],"work":[20],"are":[21],"either":[22],"only":[23],"valid":[24],"a":[26,32],"specific":[27],"condition":[29],"or":[30],"assume":[31],"step":[33],"input.":[34],"Therefore,":[35],"that":[36,61],"is":[37],"the":[38,52,63,77,88],"first":[39],"approach":[40],"to":[41,69],"consider":[42],"different":[44],"regions":[46],"input":[48],"transition":[49],"time.":[50],"Moreover,":[51],"proposed":[53,78],"also":[55],"considers":[56],"several":[57],"second":[58],"order":[59],"effects":[60],"influence":[62],"dynamic":[66],"behavior.":[67],"Compared":[68],"electrical":[70],"simulations":[71],"based":[72],"on":[73],"BSIM4":[74],"transistor":[75],"average":[83],"error":[84,91],"of":[85,92],"2.3%":[86],"worst":[89],"case":[90],"6.6%.":[93]},"counts_by_year":[{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}