{"id":"https://openalex.org/W2004417371","doi":"https://doi.org/10.1109/iscas.2014.6865416","title":"A 2.5GHz ADPLL with PVT-insensitive ΔΣ dithered time-to-digital conversion by utilizing an ADDLL","display_name":"A 2.5GHz ADPLL with PVT-insensitive ΔΣ dithered time-to-digital conversion by utilizing an ADDLL","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2004417371","doi":"https://doi.org/10.1109/iscas.2014.6865416","mag":"2004417371"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865416","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865416","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100653134","display_name":"Yan\u2010Feng Li","orcid":"https://orcid.org/0000-0002-9121-1465"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yanfeng Li","raw_affiliation_strings":["Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, China","Tsinghua National Lab for Information Science and Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Tsinghua National Lab for Information Science and Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058533905","display_name":"Ni Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ni Xu","raw_affiliation_strings":["Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, China","Tsinghua National Lab for Information Science and Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Tsinghua National Lab for Information Science and Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025671584","display_name":"Woogeun Rhee","orcid":"https://orcid.org/0000-0003-2473-4132"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Woogeun Rhee","raw_affiliation_strings":["Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, China","Tsinghua National Lab for Information Science and Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Tsinghua National Lab for Information Science and Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100356864","display_name":"Zhihua Wang","orcid":"https://orcid.org/0000-0001-6567-0759"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhihua Wang","raw_affiliation_strings":["Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, China","Tsinghua National Lab for Information Science and Technology, Tsinghua University, Beijing, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Tsinghua National Laboratory for Information Science and Technology, Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"Tsinghua National Lab for Information Science and Technology, Tsinghua University, Beijing, China#TAB#","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100653134"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0663701,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"49","issue":null,"first_page":"1440","last_page":"1443"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dither","display_name":"Dither","score":0.7852884531021118},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7199223637580872},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7006932497024536},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.6470332145690918},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5980962514877319},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5616938471794128},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5362529158592224},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25834280252456665},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.24228841066360474},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.0642302930355072}],"concepts":[{"id":"https://openalex.org/C70451592","wikidata":"https://www.wikidata.org/wiki/Q376493","display_name":"Dither","level":3,"score":0.7852884531021118},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7199223637580872},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7006932497024536},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.6470332145690918},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5980962514877319},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5616938471794128},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5362529158592224},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25834280252456665},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.24228841066360474},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0642302930355072},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2014.6865416","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865416","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1977891801","https://openalex.org/W1998113239","https://openalex.org/W2008281633","https://openalex.org/W2020952253","https://openalex.org/W2062952706","https://openalex.org/W2112328125","https://openalex.org/W2120935131"],"related_works":["https://openalex.org/W2389128124","https://openalex.org/W2364812720","https://openalex.org/W2138725603","https://openalex.org/W1984486060","https://openalex.org/W2050335563","https://openalex.org/W3001913892","https://openalex.org/W2273639645","https://openalex.org/W2113057816","https://openalex.org/W2036880312","https://openalex.org/W2971835802"],"abstract_inverted_index":{"A":[0,51,75,91],"\u0394\u03a3\u0301":[1],"all-digital":[2,20],"delay-locked":[3],"loop":[4,22],"(ADDLL)":[5],"is":[6,57,80,94],"proposed":[7,26,58,89,104],"to":[8,59,82],"realize":[9],"a":[10,37,66,71],"PVT-insensitive":[11],"time-to-digital":[12],"converter":[13],"(TDC)":[14],"with":[15],"enhanced":[16],"linearity":[17],"in":[18,96],"an":[19],"phase-locked":[21],"(ADPLL).":[23],"With":[24],"the":[25,47,88,103,112],"TDC,":[27],"poor":[28],"timing":[29],"resolution":[30],"and":[31,62,70],"nonlinearity":[32],"problems":[33],"are":[34],"mitigated,":[35],"enabling":[36],"low":[38,40],"cost,":[39],"comparison":[41],"frequency":[42],"TDC":[43],"design":[44],"without":[45],"using":[46],"advanced":[48],"CMOS":[49],"technology.":[50],"novel":[52],"digitally-controlled":[53],"delay":[54],"line":[55],"(DCDL)":[56],"ensure":[60],"monotonous":[61],"linear":[63],"mapping":[64],"between":[65],"digital":[67],"control":[68],"word":[69],"total":[72],"time":[73],"delay.":[74],"phase":[76,85],"error":[77,86],"compensator":[78],"(PEC)":[79],"employed":[81],"calibrate":[83],"periodic":[84],"of":[87],"TDC.":[90,113],"2.5GHz":[92],"ADPLL":[93],"designed":[95],"0.18\u03bcm":[97],"CMOS.":[98],"Simulation":[99],"results":[100],"show":[101],"that":[102],"method":[105],"effectively":[106],"reduces":[107],"fractional":[108],"spurs":[109],"caused":[110],"by":[111]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}