{"id":"https://openalex.org/W2171608851","doi":"https://doi.org/10.1109/iscas.2014.6865410","title":"Novel grid-based power routing scheme for regular controllable-polarity FET arrangements","display_name":"Novel grid-based power routing scheme for regular controllable-polarity FET arrangements","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2171608851","doi":"https://doi.org/10.1109/iscas.2014.6865410","mag":"2171608851"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865410","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865410","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/201912","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013521006","display_name":"Odysseas Zografos","orcid":"https://orcid.org/0000-0002-9998-8009"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Odysseas Zografos","raw_affiliation_strings":["Integrated Systems Laboratory, EPFL, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002568331","display_name":"Pierre\u2010Emmanuel Gaillardon","orcid":"https://orcid.org/0000-0003-3634-3999"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Pierre-Emmanuel Gaillardon","raw_affiliation_strings":["Integrated Systems Laboratory, EPFL, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["Integrated Systems Laboratory, EPFL, Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5013521006"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":1.277,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.83613827,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"98","issue":null,"first_page":"1416","last_page":"1419"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6523322463035583},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6156131029129028},{"id":"https://openalex.org/keywords/successor-cardinal","display_name":"Successor cardinal","score":0.5753605961799622},{"id":"https://openalex.org/keywords/polarity","display_name":"Polarity (international relations)","score":0.5681043863296509},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5088615417480469},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45012569427490234},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.42365920543670654},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4177532196044922},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35600292682647705},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.32019364833831787},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2883516550064087},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09133467078208923}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6523322463035583},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6156131029129028},{"id":"https://openalex.org/C75306776","wikidata":"https://www.wikidata.org/wiki/Q7632662","display_name":"Successor cardinal","level":2,"score":0.5753605961799622},{"id":"https://openalex.org/C2777361361","wikidata":"https://www.wikidata.org/wiki/Q1112585","display_name":"Polarity (international relations)","level":3,"score":0.5681043863296509},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5088615417480469},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45012569427490234},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.42365920543670654},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4177532196044922},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35600292682647705},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.32019364833831787},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2883516550064087},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09133467078208923},{"id":"https://openalex.org/C1491633281","wikidata":"https://www.wikidata.org/wiki/Q7868","display_name":"Cell","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C54355233","wikidata":"https://www.wikidata.org/wiki/Q7162","display_name":"Genetics","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/iscas.2014.6865410","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865410","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.699.3232","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.699.3232","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://infoscience.epfl.ch/record/201912/files/06865410.pdf","raw_type":"text"},{"id":"pmh:oai:infoscience.epfl.ch:201912","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/201912","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:infoscience.tind.io:201912","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/107164","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:201912","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/201912","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2012925337","https://openalex.org/W2035368095","https://openalex.org/W2055215434","https://openalex.org/W2102335981","https://openalex.org/W2105808347","https://openalex.org/W2117181658","https://openalex.org/W2117379410","https://openalex.org/W2121290756","https://openalex.org/W2166110070"],"related_works":["https://openalex.org/W2473542051","https://openalex.org/W3123320268","https://openalex.org/W2994519609","https://openalex.org/W2726593096","https://openalex.org/W2054269721","https://openalex.org/W4235459050","https://openalex.org/W4214635639","https://openalex.org/W2390822611","https://openalex.org/W2908217413","https://openalex.org/W2084522819"],"abstract_inverted_index":{"Polarity-controllable":[0],"transistors":[1],"have":[2],"emerged":[3],"in":[4,49,72],"the":[5,19,40,56,64],"last":[6],"few":[7],"years":[8],"as":[9],"an":[10],"adequate":[11],"successor":[12],"of":[13,63,74],"current":[14],"CMOS":[15],"FinFETs.":[16],"Due":[17],"to":[18,38,106],"additional":[20],"polarity":[21,41],"terminal,":[22],"novel":[23,32,57],"physical":[24],"design":[25],"techniques":[26,68],"are":[27,47,84,94],"required.":[28],"We":[29],"present":[30],"a":[31],"grid-based":[33],"power":[34,58],"routing":[35,59,67,75],"scheme":[36],"able":[37],"mitigate":[39],"terminal":[42],"impact.":[43],"The":[44,61],"logic":[45],"cells":[46],"organized":[48],"regular":[50,109],"arrangements":[51],"and":[52,66,79,87,92,98],"easily":[53],"configured":[54],"using":[55,89],"scheme.":[60],"impact":[62],"placement":[65],"used":[69],"is":[70],"gauged":[71],"terms":[73],"metal":[76],"distribution,":[77],"speed":[78],"area":[80],"performance.":[81],"Benchmark":[82],"circuits":[83,104],"synthesized,":[85],"placed":[86],"routed":[88],"commercial":[90],"tools":[91],"performances":[93],"extracted.":[95],"Post":[96],"place":[97],"route":[99],"results":[100],"show":[101],"28%":[102],"faster":[103],"compared":[105],"22nm":[107],"FinFET":[108],"layout-based":[110],"designs.":[111]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}