{"id":"https://openalex.org/W1999462089","doi":"https://doi.org/10.1109/iscas.2014.6865395","title":"Rail-to-rail CMOS complementary input stage with alternating active differential pairs","display_name":"Rail-to-rail CMOS complementary input stage with alternating active differential pairs","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W1999462089","doi":"https://doi.org/10.1109/iscas.2014.6865395","mag":"1999462089"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865395","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865395","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007752714","display_name":"M. R. Valero","orcid":"https://orcid.org/0000-0002-9416-7092"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. R. Valero","raw_affiliation_strings":["Group of Electronic Design - I3A, University of Zaragoza, Zaragoza, Spain","Group of Electron. Design (I3A), Univ. of Zaragoza, Zaragoza, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Electronic Design - I3A, University of Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Group of Electron. Design (I3A), Univ. of Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083830396","display_name":"Alejandro Rom\u00e1n-Loera","orcid":"https://orcid.org/0000-0002-5532-362X"},"institutions":[{"id":"https://openalex.org/I10052268","display_name":"New Mexico State University","ror":"https://ror.org/00hpz7z43","country_code":"US","type":"education","lineage":["https://openalex.org/I10052268"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Roman-Loera","raw_affiliation_strings":["Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM, USA","Klipsch Sch. of Electr. & Comput. Eng, New Mexico State Univ., Las Cruces, NM, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM, USA","institution_ids":["https://openalex.org/I10052268"]},{"raw_affiliation_string":"Klipsch Sch. of Electr. & Comput. Eng, New Mexico State Univ., Las Cruces, NM, USA","institution_ids":["https://openalex.org/I10052268"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045738320","display_name":"J. Ram\u0131\u0301rez-Angulo","orcid":"https://orcid.org/0000-0001-5977-616X"},"institutions":[{"id":"https://openalex.org/I10052268","display_name":"New Mexico State University","ror":"https://ror.org/00hpz7z43","country_code":"US","type":"education","lineage":["https://openalex.org/I10052268"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Ramirez-Angulo","raw_affiliation_strings":["Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM, USA","Klipsch Sch. of Electr. & Comput. Eng, New Mexico State Univ., Las Cruces, NM, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM, USA","institution_ids":["https://openalex.org/I10052268"]},{"raw_affiliation_string":"Klipsch Sch. of Electr. & Comput. Eng, New Mexico State Univ., Las Cruces, NM, USA","institution_ids":["https://openalex.org/I10052268"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045657781","display_name":"N. Medrano","orcid":"https://orcid.org/0000-0002-5380-3013"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"N. Medrano","raw_affiliation_strings":["Group of Electronic Design - I3A, University of Zaragoza, Zaragoza, Spain","Group of Electron. Design (I3A), Univ. of Zaragoza, Zaragoza, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Electronic Design - I3A, University of Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Group of Electron. Design (I3A), Univ. of Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075718351","display_name":"S. Celma","orcid":"https://orcid.org/0000-0003-0182-7723"},"institutions":[{"id":"https://openalex.org/I255234318","display_name":"Universidad de Zaragoza","ror":"https://ror.org/012a91z28","country_code":"ES","type":"education","lineage":["https://openalex.org/I255234318"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"S. Celma","raw_affiliation_strings":["Group of Electronic Design - I3A, University of Zaragoza, Zaragoza, Spain","Group of Electron. Design (I3A), Univ. of Zaragoza, Zaragoza, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Electronic Design - I3A, University of Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]},{"raw_affiliation_string":"Group of Electron. Design (I3A), Univ. of Zaragoza, Zaragoza, Spain","institution_ids":["https://openalex.org/I255234318"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3848,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.63064194,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1356","last_page":"1359"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8227626085281372},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5355588793754578},{"id":"https://openalex.org/keywords/differential","display_name":"Differential (mechanical device)","score":0.5113782286643982},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.506409764289856},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5047205686569214},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46713021397590637},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4259500801563263},{"id":"https://openalex.org/keywords/common-mode-signal","display_name":"Common-mode signal","score":0.4156283140182495},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40507224202156067},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3308783769607544},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.33047226071357727},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19516634941101074},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.16206470131874084},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11660122871398926},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.09866160154342651}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8227626085281372},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5355588793754578},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.5113782286643982},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.506409764289856},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5047205686569214},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46713021397590637},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4259500801563263},{"id":"https://openalex.org/C189714311","wikidata":"https://www.wikidata.org/wiki/Q1530371","display_name":"Common-mode signal","level":4,"score":0.4156283140182495},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40507224202156067},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3308783769607544},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.33047226071357727},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19516634941101074},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.16206470131874084},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11660122871398926},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.09866160154342651},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2014.6865395","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865395","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:research-information.bris.ac.uk:openaire_cris_publications/767729f2-9718-4752-b154-d68dc7d96cae","is_oa":false,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/767729f2-9718-4752-b154-d68dc7d96cae","pdf_url":null,"source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Valero, M R, Roman-Loera, A, Ramirez-Angulo, J, Medrano, N & Celma, S 2014, Rail-to-rail CMOS complementary input stage with alternating active differential pairs. in 2014 IEEE International Symposium on Circuits and Systems, ISCAS 2014., 6865395, Proceedings - IEEE International Symposium on Circuits and Systems, Institute of Electrical and Electronics Engineers (IEEE), pp. 1356-1359. https://doi.org/10.1109/ISCAS.2014.6865395","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W643793950","https://openalex.org/W1531706543","https://openalex.org/W1568895036","https://openalex.org/W1604521845","https://openalex.org/W1977612008","https://openalex.org/W2024489801","https://openalex.org/W2127831923","https://openalex.org/W2138536318","https://openalex.org/W2148722408","https://openalex.org/W2151589511","https://openalex.org/W6679119081"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W2097166404","https://openalex.org/W2384196933","https://openalex.org/W2181753831","https://openalex.org/W2121750780","https://openalex.org/W4386105449"],"abstract_inverted_index":{"A":[0],"simple":[1],"and":[2,17,68],"power":[3],"efficient":[4],"scheme":[5,47,74],"for":[6],"input":[7,23,28],"rail-to-rail":[8],"Op-Amp":[9],"operation":[10],"with":[11],"constant":[12],"g":[13],"<sub":[14],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[15],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">m</sub>":[16],"CMRR":[18],"over":[19],"the":[20,46,61,72],"common":[21],"mode":[22],"range":[24],"is":[25,38],"introduced.":[26],"The":[27],"stage":[29],"uses":[30],"complementary":[31],"differential":[32,62],"pairs":[33,63],"but":[34],"only":[35,58],"one":[36,59],"pair":[37],"active":[39],"at":[40,64],"a":[41,65,78],"time.":[42,66],"Three":[43],"implementations":[44],"of":[45,60,71],"are":[48,75],"discussed.":[49],"They":[50],"use":[51],"very":[52],"compact":[53],"control":[54],"circuitry":[55],"to":[56],"turn":[57],"Simulations":[67],"experimental":[69],"verification":[70],"proposed":[73],"provided":[76],"from":[77],"test":[79],"chip":[80],"prototype":[81],"in":[82],"0.5\u03bcm":[83],"CMOS":[84],"technology.":[85]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}