{"id":"https://openalex.org/W2085245868","doi":"https://doi.org/10.1109/iscas.2014.6865319","title":"Register allocation for hybrid register architecture in nonvolatile processors","display_name":"Register allocation for hybrid register architecture in nonvolatile processors","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2085245868","doi":"https://doi.org/10.1109/iscas.2014.6865319","mag":"2085245868"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100355038","display_name":"Yiqun Wang","orcid":"https://orcid.org/0000-0002-4400-9379"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yiqun Wang","raw_affiliation_strings":["Dept. of EE, Tsinghua Univ., Beijing","[Department of EE, Tsinghua University, Beijing, China]"],"affiliations":[{"raw_affiliation_string":"Dept. of EE, Tsinghua Univ., Beijing","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"[Department of EE, Tsinghua University, Beijing, China]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088075152","display_name":"Hongyang Jia","orcid":"https://orcid.org/0000-0001-8692-1860"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongyang Jia","raw_affiliation_strings":["Nanoscale Integrated Circuit & System Laboratoray, Dept. of EE Tsinghua Univ. Beijing, China","[Department of EE, Tsinghua University, Beijing, China]"],"affiliations":[{"raw_affiliation_string":"Nanoscale Integrated Circuit & System Laboratoray, Dept. of EE Tsinghua Univ. Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"[Department of EE, Tsinghua University, Beijing, China]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045721867","display_name":"Yongpan Liu","orcid":"https://orcid.org/0000-0002-4892-2309"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongpan Liu","raw_affiliation_strings":["Nanoscale Integrated Circuit & System Laboratoray, Dept. of EE Tsinghua Univ. Beijing, China","[Department of EE, Tsinghua University, Beijing, China]"],"affiliations":[{"raw_affiliation_string":"Nanoscale Integrated Circuit & System Laboratoray, Dept. of EE Tsinghua Univ. Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"[Department of EE, Tsinghua University, Beijing, China]","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103211926","display_name":"Qingan Li","orcid":"https://orcid.org/0000-0003-0110-5405"},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Qing'an Li","raw_affiliation_strings":["Department of Computer Science, City University of Hong Kong, Hong Kong","Department of Computer Science,City University of Hong Kong, Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, City University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I168719708"]},{"raw_affiliation_string":"Department of Computer Science,City University of Hong Kong, Hong Kong, China","institution_ids":["https://openalex.org/I168719708"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101441768","display_name":"Chun Jason Xue","orcid":"https://orcid.org/0000-0002-6431-9868"},"institutions":[{"id":"https://openalex.org/I168719708","display_name":"City University of Hong Kong","ror":"https://ror.org/03q8dnn23","country_code":"HK","type":"education","lineage":["https://openalex.org/I168719708"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Chun Jason Xue","raw_affiliation_strings":["Department of Computer Science, City University of Hong Kong, Hong Kong","Department of Computer Science,City University of Hong Kong, Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, City University of Hong Kong, Hong Kong","institution_ids":["https://openalex.org/I168719708"]},{"raw_affiliation_string":"Department of Computer Science,City University of Hong Kong, Hong Kong, China","institution_ids":["https://openalex.org/I168719708"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023755254","display_name":"Huazhong Yang","orcid":"https://orcid.org/0000-0003-2421-353X"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huazhong Yang","raw_affiliation_strings":["Nanoscale Integrated Circuit & System Laboratoray, Dept. of EE Tsinghua Univ. Beijing, China","[Department of EE, Tsinghua University, Beijing, China]"],"affiliations":[{"raw_affiliation_string":"Nanoscale Integrated Circuit & System Laboratoray, Dept. of EE Tsinghua Univ. Beijing, China","institution_ids":["https://openalex.org/I99065089"]},{"raw_affiliation_string":"[Department of EE, Tsinghua University, Beijing, China]","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100355038"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":1.2259,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.79953876,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1050","last_page":"1053"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/backup","display_name":"Backup","score":0.885204553604126},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7380456328392029},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.66021728515625},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.6122863292694092},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.5580788850784302},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.5275421142578125},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.4956592321395874},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.48837584257125854},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.47238755226135254},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46527761220932007},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3183940649032593},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22451207041740417},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.15270620584487915},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14059022068977356},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12731295824050903},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.09655910730361938},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07858157157897949},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.06915754079818726},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.06165051460266113}],"concepts":[{"id":"https://openalex.org/C2780945871","wikidata":"https://www.wikidata.org/wiki/Q194274","display_name":"Backup","level":2,"score":0.885204553604126},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7380456328392029},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.66021728515625},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.6122863292694092},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.5580788850784302},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.5275421142578125},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.4956592321395874},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.48837584257125854},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.47238755226135254},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46527761220932007},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3183940649032593},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22451207041740417},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.15270620584487915},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14059022068977356},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12731295824050903},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.09655910730361938},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07858157157897949},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.06915754079818726},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.06165051460266113},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2014.6865319","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1985286038","https://openalex.org/W1998549161","https://openalex.org/W2024335183","https://openalex.org/W2026002397","https://openalex.org/W2115971347","https://openalex.org/W2132389101","https://openalex.org/W2133724338","https://openalex.org/W2140191557","https://openalex.org/W2148900248","https://openalex.org/W2150244954","https://openalex.org/W2153185479","https://openalex.org/W2158622216","https://openalex.org/W3143415687","https://openalex.org/W4206282990","https://openalex.org/W4246166885","https://openalex.org/W6656850869","https://openalex.org/W6682057630"],"related_works":["https://openalex.org/W2224192221","https://openalex.org/W1967889241","https://openalex.org/W2111377238","https://openalex.org/W2161297616","https://openalex.org/W3117494601","https://openalex.org/W4247209662","https://openalex.org/W2195435904","https://openalex.org/W2148662141","https://openalex.org/W2159389028","https://openalex.org/W3022691489"],"abstract_inverted_index":{"Nonvolatile":[0],"processors":[1],"(NVP)":[2],"have":[3],"been":[4],"an":[5],"emerging":[6],"topic":[7],"in":[8,27],"recent":[9],"years":[10],"due":[11],"to":[12,49,112],"its":[13],"zero":[14],"standby":[15],"power,":[16],"data":[17,63,93,107],"retention":[18],"and":[19,35,65,95,124],"instant-on":[20],"features.":[21],"The":[22,98,114],"conventional":[23],"full":[24],"replacement":[25,44],"architecture":[26,48,58,117],"NVP":[28],"has":[29],"drawbacks":[30],"of":[31,91],"large":[32],"area":[33,121],"overhead":[34],"high":[36],"backup":[37,66,96,125],"energy.":[38],"This":[39],"paper":[40],"provides":[41],"a":[42,73],"partial":[43],"based":[45],"hybrid":[46,56,115],"register":[47,57,77,83,116],"significantly":[50],"abate":[51],"above":[52],"problems.":[53],"However,":[54],"the":[55,89,105,119],"can":[59],"induce":[60],"potential":[61],"critical":[62,92,106],"loss":[64],"errors.":[67,97],"In":[68],"this":[69],"paper,":[70],"we":[71],"propose":[72],"critical-data":[74],"overflow":[75,108],"aware":[76],"allocation":[78,84],"(CORA).":[79],"Different":[80],"from":[81],"other":[82],"methods,":[85],"CORA":[86,103],"efficiently":[87],"reduces":[88,104,118],"possibility":[90],"spilling":[94],"experiment":[99],"results":[100],"show":[101],"that":[102],"rate":[109],"by":[110,122,127],"up":[111],"52%.":[113],"chip":[120],"45.1%":[123],"energy":[126],"82.8%":[128],"when":[129],"using":[130],"CORA.":[131]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}