{"id":"https://openalex.org/W2092444035","doi":"https://doi.org/10.1109/iscas.2014.6865257","title":"Optimal techniques for assigning inter-tier signals to 3D-vias with path control in a 3DIC","display_name":"Optimal techniques for assigning inter-tier signals to 3D-vias with path control in a 3DIC","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2092444035","doi":"https://doi.org/10.1109/iscas.2014.6865257","mag":"2092444035"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865257","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071918425","display_name":"Gopi Neela","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gopi Neela","raw_affiliation_strings":["Information Sciences Institute, University of Southern California, Los Angeles, USA","Inf. Sci. Inst., Univ. of Southern California, Los Angeles, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information Sciences Institute, University of Southern California, Los Angeles, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Inf. Sci. Inst., Univ. of Southern California, Los Angeles, CA, USA#TAB#","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110567690","display_name":"Jeffrey Draper","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeffrey Draper","raw_affiliation_strings":["Information Sciences Institute, University of Southern California, Los Angeles, USA","Inf. Sci. Inst., Univ. of Southern California, Los Angeles, CA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information Sciences Institute, University of Southern California, Los Angeles, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Inf. Sci. Inst., Univ. of Southern California, Los Angeles, CA, USA#TAB#","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"802","last_page":"805"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13251","display_name":"Electrical and Thermal Properties of Materials","score":0.9940000176429749,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.6344408988952637},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5913640260696411},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5859031081199646},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.569048285484314},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.4455118775367737},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4405670464038849},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3787447214126587},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3203697204589844},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22704559564590454},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14171284437179565},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09674710035324097}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.6344408988952637},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5913640260696411},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5859031081199646},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.569048285484314},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.4455118775367737},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4405670464038849},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3787447214126587},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3203697204589844},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22704559564590454},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14171284437179565},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09674710035324097},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2014.6865257","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320308668","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1971724125","https://openalex.org/W1975675300","https://openalex.org/W1982763574","https://openalex.org/W1994079474","https://openalex.org/W2023264348","https://openalex.org/W2053423973","https://openalex.org/W2071003187","https://openalex.org/W2141461755","https://openalex.org/W2157427983"],"related_works":["https://openalex.org/W2889102485","https://openalex.org/W2363954022","https://openalex.org/W1999198280","https://openalex.org/W2503825388","https://openalex.org/W4308390421","https://openalex.org/W4288055011","https://openalex.org/W3090875125","https://openalex.org/W3013366242","https://openalex.org/W4386474838","https://openalex.org/W2757604236"],"abstract_inverted_index":{"3-dimensional":[0],"integrated":[1],"circuit":[2],"(3DIC)":[3],"technology":[4],"is":[5,101],"one":[6],"of":[7,135],"the":[8,14,27,36,65,143,156],"most":[9],"promising":[10],"solution":[11],"to":[12,56,62,99,124,166,179,185,194],"meet":[13],"ever-increasing":[15],"demands":[16],"for":[17,26,76,105,129],"higher":[18],"device":[19],"integration":[20],"and":[21,92,103,118,146,159,172,183,189],"energy-efficiency,":[22],"while":[23],"remaining":[24],"cost-effective,":[25],"current":[28],"semiconductor":[29],"industry.":[30],"In":[31],"a":[32,70,180],"3DIC,":[33],"signals":[34,60,86,98],"between":[35],"tiers":[37],"are":[38,52,87,140],"interconnected":[39],"using":[40,142],"top":[41],"metal":[42],"layer":[43],"bondpoints":[44],"(micro-bumps)":[45],"or":[46],"through-silicon-vias":[47],"(TSVs).":[48],"These":[49],"vertical":[50],"connections":[51],"called":[53],"3Dvias.":[54],"Similar":[55],"I/O":[57,82,97],"signals,":[58,83],"inter-tier":[59,85,131],"assigned":[61],"3Dvias":[63],"influence":[64],"standard":[66],"cell":[67],"placement":[68],"in":[69,90],"tier,":[71],"making":[72],"this":[73],"assignment":[74,94,117,157],"critical":[75,126],"an":[77,115,122,147],"efficient":[78],"3DIC":[79],"layout.":[80],"Unlike":[81],"these":[84],"very":[88],"large":[89],"number":[91],"manual":[93,149,181],"(like":[95],"assigning":[96],"pins)":[100],"impractical":[102],"calls":[104],"automated":[106],"techniques.":[107],"This":[108],"paper":[109],"introduces":[110],"several":[111],"techniques":[112,145,153],"that":[113,162],"provide":[114],"optimum":[116],"path":[119,127],"control":[120,125],"with":[121],"ability":[123],"lengths":[128],"interconnecting":[130],"signals.":[132],"Ten":[133],"3DICs":[134],"two":[136],"designs":[137],"(5":[138],"each)":[139],"built":[141],"proposed":[144,152],"architecture-driving":[148],"assignment.":[150],"The":[151],"successfully":[154],"automate":[155],"process,":[158],"results":[160],"show":[161],"they":[163],"achieve":[164],"up":[165,184],"9.4%":[167],"lower":[168,187],"total":[169,188],"wire":[170],"length":[171,177,192],"10.4%":[173],"shorter":[174],"average":[175,190],"net":[176,191],"compared":[178,193],"method,":[182],"12%":[186],"prior":[195],"work.":[196]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}