{"id":"https://openalex.org/W1978201532","doi":"https://doi.org/10.1109/iscas.2014.6865201","title":"Run-time SoC memory subsystem mapping of heterogeneous clients","display_name":"Run-time SoC memory subsystem mapping of heterogeneous clients","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W1978201532","doi":"https://doi.org/10.1109/iscas.2014.6865201","mag":"1978201532"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865201","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865201","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003777072","display_name":"Alexsandro Crist\u00f3v\u00e3o Bonatto","orcid":"https://orcid.org/0000-0001-9704-6491"},"institutions":[{"id":"https://openalex.org/I2801049591","display_name":"Instituto Federal de Educa\u00e7\u00e3o, Ci\u00eancia e Tecnologia do Rio Grande do Sul","ror":"https://ror.org/008p1v134","country_code":"BR","type":"education","lineage":["https://openalex.org/I1293487690","https://openalex.org/I2801049591","https://openalex.org/I2801200668"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Alexsandro C. Bonatto","raw_affiliation_strings":["Federal Institute of Rio Grande do Sul (IFRS), Porto Alegre, Brazil","Fed. Inst. of Rio Grande do Sul (IFRS), Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal Institute of Rio Grande do Sul (IFRS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I2801049591"]},{"raw_affiliation_string":"Fed. Inst. of Rio Grande do Sul (IFRS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I2801049591"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043190662","display_name":"Altamiro Susin","orcid":"https://orcid.org/0000-0001-7034-5336"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Altamiro A. Susin","raw_affiliation_strings":["Microelectronis Program (PGMicro) UFRGS, Porto Alegre, Brazil","Microelectronis Program (PGMicro), UFRGS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Microelectronis Program (PGMicro) UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Microelectronis Program (PGMicro), UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5003777072"],"corresponding_institution_ids":["https://openalex.org/I2801049591"],"apc_list":null,"apc_paid":null,"fwci":0.55436274,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.68430826,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"578","last_page":"581"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/arbiter","display_name":"Arbiter","score":0.9720897674560547},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8619187474250793},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6066871285438538},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5413257479667664},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.49704745411872864},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4926531910896301},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4620022475719452},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4594190716743469},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4516791105270386},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4361114203929901},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4253441393375397},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.38624539971351624},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3660982847213745},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.34644240140914917},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.33690860867500305},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.28293123841285706},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.26014453172683716}],"concepts":[{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.9720897674560547},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8619187474250793},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6066871285438538},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5413257479667664},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.49704745411872864},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4926531910896301},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4620022475719452},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4594190716743469},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4516791105270386},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4361114203929901},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4253441393375397},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.38624539971351624},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3660982847213745},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.34644240140914917},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33690860867500305},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.28293123841285706},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.26014453172683716},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2014.6865201","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865201","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1988592121","https://openalex.org/W2036910101","https://openalex.org/W2044064773","https://openalex.org/W2106449576","https://openalex.org/W2126308254","https://openalex.org/W2151950158","https://openalex.org/W2153882937","https://openalex.org/W2499724120","https://openalex.org/W4229986244","https://openalex.org/W4230077564","https://openalex.org/W4234790801","https://openalex.org/W4244817682","https://openalex.org/W6826531103"],"related_works":["https://openalex.org/W2354036839","https://openalex.org/W3008068282","https://openalex.org/W4321458411","https://openalex.org/W2148966412","https://openalex.org/W2296275612","https://openalex.org/W4248614727","https://openalex.org/W4233816696","https://openalex.org/W2018761720","https://openalex.org/W1707075782","https://openalex.org/W2166121368"],"abstract_inverted_index":{"Systems-on-chip":[0],"for":[1,7,97],"multimedia":[2,99],"applications":[3],"present":[4],"strict":[5],"requirements":[6],"the":[8,16,76],"memory":[9,26,34,44,77],"subsystem":[10,27],"regarding":[11],"bandwidth":[12],"and":[13,18],"latency.":[14],"Typically":[15],"CPU":[17],"several":[19],"IPs":[20],"are":[21,71],"connected":[22],"to":[23,28,42,57,63,82],"a":[24,32,83,98],"multi-client":[25],"access":[29,65],"data":[30],"in":[31],"shared":[33],"channel.":[35],"An":[36],"arbiter":[37,68],"manages":[38],"accesses":[39],"conflicts":[40],"due":[41],"concurrent":[43],"requests.":[45],"In":[46],"this":[47],"paper":[48],"it":[49],"is":[50],"proposed":[51],"an":[52,91],"intelligent":[53],"arbitration":[54],"algorithm":[55],"able":[56],"classify":[58],"clients":[59],"at":[60,73],"runtime,":[61],"according":[62],"their":[64],"requirements.":[66],"The":[67],"state":[69],"variables":[70],"adjusted":[72],"run-time,":[74],"increasing":[75],"channel":[78],"performance":[79],"if":[80],"compared":[81],"non":[84],"automated":[85],"client":[86],"scheduling.":[87],"Simulated":[88],"results":[89],"showed":[90],"average":[92],"latency":[93],"improvement":[94],"of":[95],"29.4%":[96],"SoC.":[100]},"counts_by_year":[{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}