{"id":"https://openalex.org/W2053926808","doi":"https://doi.org/10.1109/iscas.2014.6865131","title":"An overall gain estimation algorithm for all digital phase locked loops","display_name":"An overall gain estimation algorithm for all digital phase locked loops","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2053926808","doi":"https://doi.org/10.1109/iscas.2014.6865131","mag":"2053926808"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100626667","display_name":"Jing Li","orcid":"https://orcid.org/0000-0001-5139-938X"},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"J. Li","raw_affiliation_strings":["Research Institute for Integrated Circuits, Johannes Kepler University Linz, Linz, Austria","Res. Inst. for Integrated Circuits, Johannes Kepler Univ. Linz, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Research Institute for Integrated Circuits, Johannes Kepler University Linz, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]},{"raw_affiliation_string":"Res. Inst. for Integrated Circuits, Johannes Kepler Univ. Linz, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055188452","display_name":"R. Hagelauer","orcid":null},"institutions":[{"id":"https://openalex.org/I121883995","display_name":"Johannes Kepler University of Linz","ror":"https://ror.org/052r2xn60","country_code":"AT","type":"education","lineage":["https://openalex.org/I121883995"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"R. Hagelauer","raw_affiliation_strings":["Research Institute for Integrated Circuits, Johannes Kepler University Linz, Linz, Austria","Res. Inst. for Integrated Circuits, Johannes Kepler Univ. Linz, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"Research Institute for Integrated Circuits, Johannes Kepler University Linz, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]},{"raw_affiliation_string":"Res. Inst. for Integrated Circuits, Johannes Kepler Univ. Linz, Linz, Austria","institution_ids":["https://openalex.org/I121883995"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038389410","display_name":"T. Mayer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146193","display_name":"Linz Center of Mechatronics (Austria)","ror":"https://ror.org/05dwv6530","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210146193"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"T. Mayer","raw_affiliation_strings":["DMCE GmbH and Co KG (majority owned by Intel Mobile Communications), Linz, Austria","DMCE GmbH & Co. KG, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"DMCE GmbH and Co KG (majority owned by Intel Mobile Communications), Linz, Austria","institution_ids":[]},{"raw_affiliation_string":"DMCE GmbH & Co. KG, Linz, Austria","institution_ids":["https://openalex.org/I4210146193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024549054","display_name":"Stefan Tertinek","orcid":"https://orcid.org/0000-0002-6664-9692"},"institutions":[{"id":"https://openalex.org/I4210146193","display_name":"Linz Center of Mechatronics (Austria)","ror":"https://ror.org/05dwv6530","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210146193"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"S. Tertinek","raw_affiliation_strings":["DMCE GmbH and Co KG (majority owned by Intel Mobile Communications), Linz, Austria","DMCE GmbH & Co. KG, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"DMCE GmbH and Co KG (majority owned by Intel Mobile Communications), Linz, Austria","institution_ids":[]},{"raw_affiliation_string":"DMCE GmbH & Co. KG, Linz, Austria","institution_ids":["https://openalex.org/I4210146193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047920565","display_name":"C. Wicpalek","orcid":"https://orcid.org/0000-0003-1362-0375"},"institutions":[{"id":"https://openalex.org/I4210146193","display_name":"Linz Center of Mechatronics (Austria)","ror":"https://ror.org/05dwv6530","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210146193"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"C. Wicpalek","raw_affiliation_strings":["DMCE GmbH and Co KG (majority owned by Intel Mobile Communications), Linz, Austria","DMCE GmbH & Co. KG, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"DMCE GmbH and Co KG (majority owned by Intel Mobile Communications), Linz, Austria","institution_ids":[]},{"raw_affiliation_string":"DMCE GmbH & Co. KG, Linz, Austria","institution_ids":["https://openalex.org/I4210146193"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008028466","display_name":"B. Neurauter","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146193","display_name":"Linz Center of Mechatronics (Austria)","ror":"https://ror.org/05dwv6530","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210146193"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"B. Neurauter","raw_affiliation_strings":["DMCE GmbH and Co KG (majority owned by Intel Mobile Communications), Linz, Austria","DMCE GmbH & Co. KG, Linz, Austria"],"affiliations":[{"raw_affiliation_string":"DMCE GmbH and Co KG (majority owned by Intel Mobile Communications), Linz, Austria","institution_ids":[]},{"raw_affiliation_string":"DMCE GmbH & Co. KG, Linz, Austria","institution_ids":["https://openalex.org/I4210146193"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100626667"],"corresponding_institution_ids":["https://openalex.org/I121883995"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.10160557,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"53","issue":null,"first_page":"325","last_page":"328"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9921000003814697,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6133527755737305},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5810876488685608},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.5502257347106934},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48870447278022766},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4449790418148041},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.4192132353782654},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.40926462411880493},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.26722830533981323},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25688424706459045},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16618916392326355},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1258927285671234},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11017727851867676}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6133527755737305},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5810876488685608},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.5502257347106934},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48870447278022766},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4449790418148041},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.4192132353782654},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.40926462411880493},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.26722830533981323},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25688424706459045},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16618916392326355},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1258927285671234},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11017727851867676},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2014.6865131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320315885","display_name":"Australian Government","ror":"https://ror.org/0314h5y94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2101407119","https://openalex.org/W2113319198"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W2783437851","https://openalex.org/W4249165909","https://openalex.org/W1672137312","https://openalex.org/W2097523295","https://openalex.org/W4360861688","https://openalex.org/W3134930219","https://openalex.org/W984417604","https://openalex.org/W3116108134","https://openalex.org/W4225994594"],"abstract_inverted_index":{"Fully":[0],"digital":[1,20,56],"frequency":[2,9],"synthesizers":[3],"are":[4,38,66],"increasingly":[5],"used":[6,95],"in":[7,96],"radio":[8],"(RF)":[10],"transceivers.":[11],"The":[12,88,116],"estimation":[13,130],"and":[14,24,34,49,78],"calibration":[15,64],"of":[16,41,53,128],"the":[17,47,51,54,101,126,129],"gain":[18,74,77],"for":[19,83],"controlled":[21],"oscillator":[22],"(DCO)":[23],"time-to-digital":[25],"converter":[26],"(TDC)":[27],"which":[28],"is":[29,86,90],"subject":[30],"to":[31,99,108],"process,":[32],"voltage":[33],"temperature":[35],"(PVT)":[36],"variations":[37],"important":[39],"area":[40],"research":[42],"since":[43],"they":[44],"can":[45],"increase":[46],"performance":[48],"reduce":[50],"complexity":[52],"all":[55],"phase":[57],"locked":[58],"loops":[59],"(ADPLL).":[60],"Normally":[61],"these":[62],"two":[63],"algorithms":[65],"implemented":[67],"separately.":[68],"In":[69],"this":[70],"paper,":[71],"an":[72,84],"overall":[73],"(including":[75],"DCO":[76,106],"TDC":[79,109],"gain)":[80],"tracking":[81],"algorithm":[82,89],"ADPLL":[85],"presented.":[87],"based":[91],"on":[92],"correlation":[93],"analysis":[94],"system":[97],"identification":[98],"estimate":[100],"unknown":[102],"impulse":[103],"response":[104],"from":[105],"input":[107],"output":[110],"by":[111],"applying":[112],"a":[113,121,135],"training":[114,124],"signal.":[115],"result":[117,131],"shows":[118],"that":[119],"with":[120],"sufficiently":[122],"long":[123],"sequence,":[125],"accuracy":[127],"will":[132],"be":[133],"within":[134],"very":[136],"fine":[137],"resolution.":[138]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}