{"id":"https://openalex.org/W2080674177","doi":"https://doi.org/10.1109/iscas.2014.6865126","title":"Design and implementation of an 11-bit 50-MS/s split SAR ADC in 65 nm CMOS","display_name":"Design and implementation of an 11-bit 50-MS/s split SAR ADC in 65 nm CMOS","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2080674177","doi":"https://doi.org/10.1109/iscas.2014.6865126","mag":"2080674177"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865126","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865126","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110157407","display_name":"Anh Trong Huynh","orcid":null},"institutions":[{"id":"https://openalex.org/I42894916","display_name":"Data61","ror":"https://ror.org/03q397159","country_code":"AU","type":"other","lineage":["https://openalex.org/I1292875679","https://openalex.org/I2801453606","https://openalex.org/I42894916","https://openalex.org/I4387156119"]}],"countries":["AU"],"is_corresponding":true,"raw_author_name":"Anh Trong Huynh","raw_affiliation_strings":["National ICT Australia, Australia","Nat. ICT Australia, Sydney, NSW, Australia"],"affiliations":[{"raw_affiliation_string":"National ICT Australia, Australia","institution_ids":["https://openalex.org/I42894916"]},{"raw_affiliation_string":"Nat. ICT Australia, Sydney, NSW, Australia","institution_ids":["https://openalex.org/I42894916"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067656723","display_name":"Hoa Thai Duong","orcid":null},"institutions":[{"id":"https://openalex.org/I165779595","display_name":"University of Melbourne","ror":"https://ror.org/01ej9dk98","country_code":"AU","type":"education","lineage":["https://openalex.org/I165779595"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Hoa Thai Duong","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Melbourne, VIC, Australia","Dept. of Electr. & Electron. Eng., Univ. of Melbourne, Melbourne, VIC, Australia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Melbourne, VIC, Australia","institution_ids":["https://openalex.org/I165779595"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Univ. of Melbourne, Melbourne, VIC, Australia","institution_ids":["https://openalex.org/I165779595"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103639102","display_name":"Hoang Viet Le","orcid":null},"institutions":[{"id":"https://openalex.org/I42894916","display_name":"Data61","ror":"https://ror.org/03q397159","country_code":"AU","type":"other","lineage":["https://openalex.org/I1292875679","https://openalex.org/I2801453606","https://openalex.org/I42894916","https://openalex.org/I4387156119"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Hoang Viet Le","raw_affiliation_strings":["National ICT Australia, Australia","Nat. ICT Australia, Sydney, NSW, Australia"],"affiliations":[{"raw_affiliation_string":"National ICT Australia, Australia","institution_ids":["https://openalex.org/I42894916"]},{"raw_affiliation_string":"Nat. ICT Australia, Sydney, NSW, Australia","institution_ids":["https://openalex.org/I42894916"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068491285","display_name":"Efstratios Skafidas","orcid":"https://orcid.org/0000-0003-4263-9972"},"institutions":[{"id":"https://openalex.org/I42894916","display_name":"Data61","ror":"https://ror.org/03q397159","country_code":"AU","type":"other","lineage":["https://openalex.org/I1292875679","https://openalex.org/I2801453606","https://openalex.org/I42894916","https://openalex.org/I4387156119"]},{"id":"https://openalex.org/I165779595","display_name":"University of Melbourne","ror":"https://ror.org/01ej9dk98","country_code":"AU","type":"education","lineage":["https://openalex.org/I165779595"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Efstratios Skafidas","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Melbourne, VIC, Australia","Nat. ICT Australia, Sydney, NSW, Australia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Melbourne, VIC, Australia","institution_ids":["https://openalex.org/I165779595"]},{"raw_affiliation_string":"Nat. ICT Australia, Sydney, NSW, Australia","institution_ids":["https://openalex.org/I42894916"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5110157407"],"corresponding_institution_ids":["https://openalex.org/I42894916"],"apc_list":null,"apc_paid":null,"fwci":0.5605,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.68739769,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"305","last_page":"308"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.7318936586380005},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.7175869941711426},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.687467098236084},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6677976846694946},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.5621936321258545},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.5548560619354248},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.48401543498039246},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4752778112888336},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4612208306789398},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.42156484723091125},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4062037169933319},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.35899078845977783},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.31935495138168335},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.307201087474823},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.25769031047821045},{"id":"https://openalex.org/keywords/electrode","display_name":"Electrode","score":0.18964093923568726}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.7318936586380005},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.7175869941711426},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.687467098236084},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6677976846694946},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.5621936321258545},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.5548560619354248},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.48401543498039246},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4752778112888336},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4612208306789398},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42156484723091125},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4062037169933319},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.35899078845977783},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.31935495138168335},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.307201087474823},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.25769031047821045},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.18964093923568726},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2014.6865126","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865126","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7900000214576721}],"awards":[],"funders":[{"id":"https://openalex.org/F4320310369","display_name":"National ICT Australia","ror":"https://ror.org/03q397159"},{"id":"https://openalex.org/F4320315885","display_name":"Australian Government","ror":"https://ror.org/0314h5y94"},{"id":"https://openalex.org/F4320334704","display_name":"Australian Research Council","ror":"https://ror.org/05mmh0f86"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1588756474","https://openalex.org/W1977030506","https://openalex.org/W2026508988","https://openalex.org/W2038370925","https://openalex.org/W2093400426","https://openalex.org/W2101004723","https://openalex.org/W2129646675","https://openalex.org/W6651450952","https://openalex.org/W6657101647"],"related_works":["https://openalex.org/W2278942241","https://openalex.org/W2082979872","https://openalex.org/W1977749038","https://openalex.org/W1641489184","https://openalex.org/W2136440001","https://openalex.org/W2135250276","https://openalex.org/W3004044036","https://openalex.org/W2792167570","https://openalex.org/W2290076986","https://openalex.org/W2368405386"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,43,48,58,65,71,75,81,85,89,92,102,105,120,142,146],"design":[4,103],"and":[5,34,64,88,157,174,181],"implementation":[6],"of":[7,47,74,84,91,104,145,191],"an":[8,27,51,112],"11-bit":[9],"50-MS/s":[10,186],"split":[11,29,49],"successive":[12],"approximation":[13],"register":[14],"(SAR)":[15],"analog-to-digital":[16],"converter":[17,32],"(ADC)":[18],"that":[19],"features":[20],"a":[21,35,160,176],"comparator":[22],"with":[23],"input-referred":[24,136],"offset":[25,137],"cancellation,":[26],"improved":[28],"capacitor":[30,54,83],"digital-to-analog":[31],"(CDAC),":[33],"CDAC":[36],"mismatch":[37,79],"calibrator.":[38],"In":[39,101],"order":[40,124],"to":[41,57,125,179],"reduce":[42],"input":[44,66,147],"loading":[45],"capacitance":[46],"CDAC,":[50],"extra":[52],"unit":[53],"is":[55,67,98,109,117,194],"added":[56],"most":[59],"significant":[60,94],"bit":[61,95],"(MSB)":[62],"array":[63,87,97],"only":[68],"sampled":[69],"onto":[70],"bottom":[72],"plates":[73],"MSB":[76,86],"array.":[77],"Capacitance":[78],"between":[80,119],"lowest-bit":[82],"capacitors":[90],"least":[93],"(LSB)":[96],"digitally":[99],"calibrated.":[100],"comparator,":[106],"kickback":[107],"noise":[108,180],"suppressed":[110],"by":[111],"intermediate":[113],"stage.":[114],"A":[115],"switch":[116],"inserted":[118],"regeneration":[121,131],"nodes":[122],"in":[123,159],"rapidly":[126],"equate":[127],"their":[128],"voltages":[129,144],"before":[130],"phase":[132],"kicks":[133],"start.":[134],"An":[135],"cancellation":[138],"circuit,":[139],"which":[140],"adjusts":[141],"body":[143],"triple-well":[148],"transistors,":[149],"was":[150,155],"also":[151],"developed.":[152],"The":[153,169],"ADC":[154],"designed":[156],"fabricated":[158],"65":[161],"nm":[162],"complementary":[163],"metal":[164],"oxide":[165],"semiconductor":[166],"(CMOS)":[167],"process.":[168],"chip":[170],"consumes":[171],"2.48":[172],"mW":[173],"achieves":[175],"58.95-dB":[177],"signal":[178],"distortion":[182],"ratio":[183],"(SNDR)":[184],"at":[185],"sampling":[187],"rate.":[188],"Its":[189],"figure":[190],"merit":[192],"(FOM)":[193],"95":[195],"fJ/conversion-step.":[196]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2026-01-13T01:12:25.745995","created_date":"2025-10-10T00:00:00"}