{"id":"https://openalex.org/W2090808187","doi":"https://doi.org/10.1109/iscas.2014.6865091","title":"A design approach to automatically synthesize ANSI-C assertions during High-Level Synthesis of hardware accelerators","display_name":"A design approach to automatically synthesize ANSI-C assertions during High-Level Synthesis of hardware accelerators","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2090808187","doi":"https://doi.org/10.1109/iscas.2014.6865091","mag":"2090808187"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865091","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865091","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109884872","display_name":"Mohamed Ben Hammouda","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210148559","https://openalex.org/I4210159245","https://openalex.org/I4405260085"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Mohamed Ben Hammouda","raw_affiliation_strings":["Lab-STICC UMR CNRS 6285, Universite de Bretagne Occidentale, Brest, France","Lab-STICC_UBO_CACS_MOCS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lab-STICC UMR CNRS 6285, Universite de Bretagne Occidentale, Brest, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I161929037","https://openalex.org/I4210123702"]},{"raw_affiliation_string":"Lab-STICC_UBO_CACS_MOCS","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105718843","display_name":"Philippe Coussy","orcid":null},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I2802204017","display_name":"Universit\u00e9 de Bretagne Sud","ror":"https://ror.org/04ed7fw48","country_code":"FR","type":"education","lineage":["https://openalex.org/I2802204017"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210148559","https://openalex.org/I4210159245","https://openalex.org/I4405260085"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Philippe Coussy","raw_affiliation_strings":["Lab-STICC UMR CNRS 6285, Universite de Bretagne-Sud, Lorient, France","Lab-STICC_UBS_CACS_MOCS"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lab-STICC UMR CNRS 6285, Universite de Bretagne-Sud, Lorient, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I161929037","https://openalex.org/I2802204017","https://openalex.org/I4210123702"]},{"raw_affiliation_string":"Lab-STICC_UBS_CACS_MOCS","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061188155","display_name":"Lo\u00efc Lagadec","orcid":"https://orcid.org/0000-0003-3778-3144"},"institutions":[{"id":"https://openalex.org/I129235615","display_name":"CEA CESTA","ror":"https://ror.org/026ma2c10","country_code":"FR","type":"government","lineage":["https://openalex.org/I129235615","https://openalex.org/I4210101455"]},{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I161929037","display_name":"Universit\u00e9 de Bretagne Occidentale","ror":"https://ror.org/01b8h3982","country_code":"FR","type":"education","lineage":["https://openalex.org/I161929037"]},{"id":"https://openalex.org/I4210123702","display_name":"Laboratoire des Sciences et Techniques de l\u2019Information de la Communication et de la Connaissance","ror":"https://ror.org/0266kfd37","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I180375564","https://openalex.org/I201181511","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I4210123702","https://openalex.org/I4210127572","https://openalex.org/I4210145102","https://openalex.org/I4210148559","https://openalex.org/I4210159245","https://openalex.org/I4405260085"]},{"id":"https://openalex.org/I4210148559","display_name":"\u00c9cole nationale sup\u00e9rieure de techniques avanc\u00e9es Bretagne","ror":"https://ror.org/059n54003","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102","https://openalex.org/I4210148559"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Loic Lagadec","raw_affiliation_strings":["ENSTA-Bretagne, Lab-STICC UMR CNRS 6285, Brest, France","Lab.-STICC, ENSTA-Bretagne, Brest, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ENSTA-Bretagne, Lab-STICC UMR CNRS 6285, Brest, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I161929037","https://openalex.org/I4210123702","https://openalex.org/I4210148559"]},{"raw_affiliation_string":"Lab.-STICC, ENSTA-Bretagne, Brest, France","institution_ids":["https://openalex.org/I129235615","https://openalex.org/I4210123702","https://openalex.org/I4210148559"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"165","last_page":"168"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8510904312133789},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8193835616111755},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6668938994407654},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6161013841629028},{"id":"https://openalex.org/keywords/ansi-c","display_name":"ANSI C","score":0.5569926500320435},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5552477836608887},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5551825165748596},{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.5080575942993164},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4953848123550415},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.48409879207611084},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4519850015640259},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38265135884284973},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.34718579053878784},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33956533670425415},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32460451126098633},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3091367483139038},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2698431611061096},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2368294894695282},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16096660494804382},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.12160581350326538}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8510904312133789},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8193835616111755},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6668938994407654},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6161013841629028},{"id":"https://openalex.org/C158100120","wikidata":"https://www.wikidata.org/wiki/Q1931402","display_name":"ANSI C","level":3,"score":0.5569926500320435},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5552477836608887},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5551825165748596},{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.5080575942993164},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4953848123550415},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.48409879207611084},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4519850015640259},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38265135884284973},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.34718579053878784},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33956533670425415},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32460451126098633},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3091367483139038},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2698431611061096},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2368294894695282},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16096660494804382},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.12160581350326538},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2014.6865091","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865091","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00944548v1","is_oa":false,"landing_page_url":"https://univ-brest.hal.science/hal-00944548","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISCAS 2014 - IEEE International Symposium on Circuits and Systems, May 2014, Melbourne, Australia. pp.XX","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:HAL:hal-01009572v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01009572","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ICSAS 2014 - International symposium on circuits and systems, Jun 2014, Melbourne, Australia","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W101710534","https://openalex.org/W1523322927","https://openalex.org/W1978408137","https://openalex.org/W1984559585","https://openalex.org/W2060915879","https://openalex.org/W2071589114","https://openalex.org/W2104511190","https://openalex.org/W2171318521","https://openalex.org/W4245928863","https://openalex.org/W6631251533"],"related_works":["https://openalex.org/W2366672283","https://openalex.org/W2168113051","https://openalex.org/W4233828762","https://openalex.org/W2389932690","https://openalex.org/W2916312349","https://openalex.org/W2097236935","https://openalex.org/W2153401337","https://openalex.org/W4214657400","https://openalex.org/W2386257256","https://openalex.org/W2090808187"],"abstract_inverted_index":{"Evolution":[0],"of":[1,7,69,130,137,145,157],"Systems-On-Chip":[2],"(SoC)":[3],"increases":[4],"the":[5,101,118,128,131,135,138,143,155,158,166],"challenge":[6],"verification":[8],"and":[9,88,92,103,123],"post-silicon":[10],"debug.":[11],"Nowadays,":[12],"Assertion":[13],"Based":[14],"Verification":[15],"(ABV)":[16],"is":[17,82,97,107,151],"a":[18],"widely":[19],"used":[20,47],"methodology.":[21],"Languages":[22],"like":[23],"PSL":[24],"(Property":[25],"Specification":[26],"Language)":[27],"or":[28],"SVA":[29],"(System":[30],"Verilog":[31],"Assertions)":[32],"allows":[33,153],"engineers":[34],"to":[35,48,61,73,84,165],"define":[36],"properties":[37],"at":[38],"Register":[39],"Transfer":[40],"Level":[41],"(RTL).":[42],"Properties":[43],"can":[44],"then":[45],"be":[46],"generate":[49,75],"simulation/hardware":[50],"assertion":[51],"checkers":[52],"for":[53,109,117,168],"dynamic":[54,93],"verification.":[55],"In":[56],"this":[57],"paper,":[58],"we":[59],"propose":[60],"consider":[62],"ANSI-C":[63],"assertions":[64],"during":[65],"High-Level":[66],"Synthesis":[67],"(HLS)":[68],"hardware":[70],"accelerators":[71],"(HWacc)":[72],"automatically":[74],"on-chip":[76],"monitors":[77],"(OCM).":[78],"The":[79],"proposed":[80,116,132],"method":[81],"portable":[83],"any":[85],"HLS":[86],"tool":[87],"supports":[89],"both":[90],"static":[91],"application":[94],"behaviors.":[95],"OCM":[96,119,159],"implemented":[98],"separately":[99],"from":[100],"HWacc":[102],"an":[104],"original":[105],"technique":[106],"introduced":[108],"their":[110],"synchronization.":[111],"Two":[112],"synthesis":[113,149],"options":[114],"are":[115],"design":[120],"i.e.":[121],"speed":[122,169],"area.":[124],"Experimental":[125],"results":[126],"show":[127],"interest":[129],"approach:":[133],"while":[134],"cost":[136],"OCMs":[139],"mainly":[140],"depends":[141],"on":[142,162],"complexity":[144,156],"input":[146],"assertions,":[147],"setting":[148],"option":[150,167],"area":[152],"reducing":[154],"by":[160],"2.37x":[161],"average":[163],"compared":[164],"optimization.":[170]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}