{"id":"https://openalex.org/W2021237592","doi":"https://doi.org/10.1109/iscas.2014.6865088","title":"Synthesis of asynchronous QDI circuits using synchronous coding specifications","display_name":"Synthesis of asynchronous QDI circuits using synchronous coding specifications","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2021237592","doi":"https://doi.org/10.1109/iscas.2014.6865088","mag":"2021237592"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865088","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865088","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041032869","display_name":"Rong Zhou","orcid":"https://orcid.org/0000-0002-1713-916X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Rong Zhou","raw_affiliation_strings":["Division of Circuits and Systems, EEE Nanyang Technological University, Singapore","Div. of Circuits & Syst., Nanyang Technol. Univ., Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Division of Circuits and Systems, EEE Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Div. of Circuits & Syst., Nanyang Technol. Univ., Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073268696","display_name":"Kwen\u2010Siong Chong","orcid":"https://orcid.org/0000-0003-1512-2003"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kwen-Siong Chong","raw_affiliation_strings":["Division of Circuits and Systems, EEE Nanyang Technological University, Singapore","Div. of Circuits & Syst., Nanyang Technol. Univ., Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Division of Circuits and Systems, EEE Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Div. of Circuits & Syst., Nanyang Technol. Univ., Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000314679","display_name":"Bah\u2010Hwee Gwee","orcid":"https://orcid.org/0000-0002-3222-2885"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bah-Hwee Gwee","raw_affiliation_strings":["Division of Circuits and Systems, EEE Nanyang Technological University, Singapore","Div. of Circuits & Syst., Nanyang Technol. Univ., Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Division of Circuits and Systems, EEE Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Div. of Circuits & Syst., Nanyang Technol. Univ., Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023352317","display_name":"Joseph S. Chang","orcid":"https://orcid.org/0000-0003-0991-8339"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Joseph S. Chang","raw_affiliation_strings":["Division of Circuits and Systems, EEE Nanyang Technological University, Singapore","Div. of Circuits & Syst., Nanyang Technol. Univ., Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Division of Circuits and Systems, EEE Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Div. of Circuits & Syst., Nanyang Technol. Univ., Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014926180","display_name":"Weng\u2010Geng Ho","orcid":"https://orcid.org/0000-0002-0589-3480"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Weng-Geng Ho","raw_affiliation_strings":["Division of Circuits and Systems, EEE Nanyang Technological University, Singapore","Div. of Circuits & Syst., Nanyang Technol. Univ., Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Division of Circuits and Systems, EEE Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Div. of Circuits & Syst., Nanyang Technol. Univ., Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5041032869"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.2093,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.5818333,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"153","last_page":"156"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8066095113754272},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6778806447982788},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5900179147720337},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5630614757537842},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4348163306713104},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4290613830089569},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4105672538280487},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3076837658882141},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29006701707839966},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2106328010559082},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11365622282028198},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10076171159744263},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09165242314338684}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8066095113754272},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6778806447982788},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5900179147720337},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5630614757537842},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4348163306713104},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4290613830089569},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4105672538280487},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3076837658882141},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29006701707839966},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2106328010559082},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11365622282028198},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10076171159744263},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09165242314338684},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2014.6865088","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865088","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1615203916","https://openalex.org/W1951899050","https://openalex.org/W1997786207","https://openalex.org/W2088643059","https://openalex.org/W2137541450","https://openalex.org/W2139153122","https://openalex.org/W2156828141","https://openalex.org/W2160823654","https://openalex.org/W2171596107","https://openalex.org/W2487142227","https://openalex.org/W4210886820","https://openalex.org/W6636241887","https://openalex.org/W6640693055","https://openalex.org/W6683394555"],"related_works":["https://openalex.org/W2116677773","https://openalex.org/W2155261584","https://openalex.org/W2584231425","https://openalex.org/W2150611273","https://openalex.org/W4207086172","https://openalex.org/W2042919702","https://openalex.org/W3114476551","https://openalex.org/W4313484792","https://openalex.org/W2121053958","https://openalex.org/W4282568311"],"abstract_inverted_index":{"We":[0,9],"propose":[1],"a":[2,217],"synthesis":[3,17,80,107,152],"of":[4,14,95,102,182,219],"asynchronous":[5,189],"quasi-delay-insensitive":[6],"(QDI)":[7],"circuits.":[8],"highlight":[10],"three":[11,126],"notably":[12],"features/novelties":[13],"the":[15,21,27,50,59,62,78,100,137,167,178,183,200],"proposed":[16,79,120,184],"as":[18],"follows.":[19],"First,":[20],"targeted":[22],"synthesized":[23],"circuits":[24],"abide":[25],"by":[26],"QDI":[28,86,156,190],"protocol;":[29],"hence":[30,68,89],"they":[31],"are":[32,36,58,75,142],"inherently":[33],"timing-robust":[34],"and":[35,43,57,136,170,180,203,216],"desirable":[37],"for":[38,65],"applications":[39],"with":[40],"high":[41],"variation-space":[42],"wide":[44],"operation-space":[45],"(including":[46],"defense/space":[47],"applications).":[48],"Second,":[49],"coding":[51,64],"specifications":[52],"accept":[53,84],"Verilog":[54],"HDL":[55],"language,":[56],"same/similar":[60],"to":[61,83,91,146,176,199],"standard":[63],"synchronous":[66],"circuits,":[67,162],"no":[69,105],"special":[70],"and/or":[71],"ad-hoc":[72],"design/coding":[73],"rules":[74],"required.":[76],"Third,":[77],"is":[81,196],"applicable":[82],"various":[85],"library":[87,97],"cells,":[88],"enabling":[90],"explore":[92],"full":[93],"merit":[94],"different":[96],"cells.":[98],"To":[99],"best":[101],"our":[103],"knowledge,":[104],"reported":[106],"methods":[108],"incorporate":[109],"all":[110],"these":[111],"features;":[112],"some":[113],"limited":[114],"features":[115,209],"were":[116],"only":[117],"incorporated.":[118],"Our":[119],"synthesis,":[121,185],"at":[122],"this":[123],"juncture,":[124],"accepts":[125],"basic":[127],"clauses":[128,141],"-":[129],"complete":[130],"`if-else'":[131],"clause,":[132],"incomplete":[133],"`if-else":[134],"clause',":[135],"`case'":[138],"clause.":[139],"These":[140],"more":[143],"than":[144],"sufficient":[145],"describe":[147],"any":[148],"complex":[149],"systems.":[150],"The":[151],"stages":[153],"involve":[154],"analyzing":[155],"pipelines,":[157],"generating":[158],"(corresponding)":[159],"single-rail":[160,168],"combinational":[161],"converting":[163],"dual-rail":[164],"netlists":[165],"(from":[166],"circuits),":[169],"embedding":[171],"customized":[172],"controllers.":[173],"In":[174],"order":[175],"demonstrate":[177],"validity":[179],"practicality":[181],"an":[186],"8-bit":[187],"8-tap":[188],"Finite":[191],"Impulse":[192],"Response":[193],"(FIR)":[194],"filter":[195],"synthesized,":[197],"implemented":[198],"layout":[201],"stage,":[202],"evaluated":[204],"using":[205],"spice":[206],"models-specifically,":[207],"it":[208],"3.7":[210],"mW":[211],"power":[212],"dissipation,":[213],"39,181":[214],"transistors,":[215],"delay":[218],"200":[220],"ns":[221],"per":[222],"operation.":[223]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}