{"id":"https://openalex.org/W2053722963","doi":"https://doi.org/10.1109/iscas.2014.6865071","title":"A 0.1pJ Freeze Vernier time-to-digital converter in 65nm CMOS","display_name":"A 0.1pJ Freeze Vernier time-to-digital converter in 65nm CMOS","publication_year":2014,"publication_date":"2014-06-01","ids":{"openalex":"https://openalex.org/W2053722963","doi":"https://doi.org/10.1109/iscas.2014.6865071","mag":"2053722963"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2014.6865071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041440592","display_name":"Kristof Blutman","orcid":"https://orcid.org/0000-0002-3643-5810"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Kristof Blutman","raw_affiliation_strings":["Delft University of Technology, The Netherlands","Delft University of Technology, Delft, Netherlands;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Delft University of Technology, Delft, Netherlands;","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028051970","display_name":"Jan Angevare","orcid":"https://orcid.org/0000-0002-1165-9113"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Jan Angevare","raw_affiliation_strings":["Delft University of Technology, The Netherlands","Delft University of Technology, Delft, Netherlands;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Delft University of Technology, Delft, Netherlands;","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019444861","display_name":"Amir Zjajo","orcid":"https://orcid.org/0000-0002-0716-8186"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Amir Zjajo","raw_affiliation_strings":["Delft University of Technology, The Netherlands","Delft University of Technology, Delft, Netherlands;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Delft University of Technology, Delft, Netherlands;","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021292650","display_name":"Nick van der Meijs","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Nick van der Meijs","raw_affiliation_strings":["Delft University of Technology, The Netherlands","Delft University of Technology, Delft, Netherlands;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Delft University of Technology, The Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Delft University of Technology, Delft, Netherlands;","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":2.0395,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.86334711,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"85","last_page":"88"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/vernier-scale","display_name":"Vernier scale","score":0.9799082279205322},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7871874570846558},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.710173487663269},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5666043162345886},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.48394113779067993},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.4716089367866516},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4254959225654602},{"id":"https://openalex.org/keywords/resolution","display_name":"Resolution (logic)","score":0.41475069522857666},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.39154136180877686},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38353803753852844},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.31714844703674316},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.16084107756614685},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.08653679490089417},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07019853591918945}],"concepts":[{"id":"https://openalex.org/C69710193","wikidata":"https://www.wikidata.org/wiki/Q14946576","display_name":"Vernier scale","level":2,"score":0.9799082279205322},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7871874570846558},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.710173487663269},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5666043162345886},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.48394113779067993},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.4716089367866516},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4254959225654602},{"id":"https://openalex.org/C138268822","wikidata":"https://www.wikidata.org/wiki/Q1051925","display_name":"Resolution (logic)","level":2,"score":0.41475069522857666},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.39154136180877686},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38353803753852844},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.31714844703674316},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.16084107756614685},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.08653679490089417},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07019853591918945},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2014.6865071","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2014.6865071","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W654799228","https://openalex.org/W2027923169","https://openalex.org/W2048685716","https://openalex.org/W2062952706","https://openalex.org/W2069801930","https://openalex.org/W2103300303","https://openalex.org/W2104114375","https://openalex.org/W2109935697","https://openalex.org/W2110815580","https://openalex.org/W2112856903","https://openalex.org/W2122936415","https://openalex.org/W2163903773","https://openalex.org/W2164964876","https://openalex.org/W2167030572","https://openalex.org/W2575785951","https://openalex.org/W6675634324"],"related_works":["https://openalex.org/W3158414702","https://openalex.org/W4389545333","https://openalex.org/W2296652335","https://openalex.org/W2182982459","https://openalex.org/W2112856903","https://openalex.org/W2541226935","https://openalex.org/W2120912680","https://openalex.org/W1984418134","https://openalex.org/W3022509112","https://openalex.org/W2547517791"],"abstract_inverted_index":{"A":[0,90],"Freeze":[1,17],"Vernier":[2,18,55],"delay":[3,69],"line":[4,31],"time-to-digital":[5],"converter":[6],"for":[7],"very":[8],"low":[9],"power":[10],"and":[11,71,86,113],"high":[12],"resolution":[13,102],"is":[14,21],"presented.":[15],"The":[16,57,80],"Delay":[19],"Line":[20],"a":[22,54,100,105,114],"Vernier-type":[23],"TDC,":[24],"where":[25],"the":[26,29,36,40,62,64,68,72],"state":[27],"of":[28,61,84,103,109,118],"start":[30],"can":[32],"be":[33],"frozen":[34],"by":[35],"stop":[37],"line,":[38],"omitting":[39],"power-hungry":[41],"time":[42],"capture":[43],"elements":[44],"like":[45],"D-registers":[46],"or":[47],"arbiters":[48],"that":[49],"are":[50,75],"usually":[51],"employed":[52],"in":[53,96],"TDC.":[56],"two":[58],"main":[59],"issues":[60],"design,":[63],"charge":[65],"kickback":[66],"between":[67],"lines":[70],"imperfect":[73],"freezing":[74],"solved":[76],"with":[77,99],"additional":[78],"circuitry.":[79],"TDC":[81],"core":[82],"consists":[83],"inverters":[85,88],"current-enabled":[87],"only.":[89],"proof-of-concept":[91],"design":[92],"has":[93],"been":[94],"implemented":[95],"65nm":[97],"CMOS":[98],"typical":[101],"4.88ps,":[104],"dynamic":[106],"energy":[107],"consumption":[108],"106.22fJ":[110],"per":[111],"conversion":[112],"combined":[115],"gate":[116],"width":[117],"96\u03bcm.":[119]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}