{"id":"https://openalex.org/W1979808291","doi":"https://doi.org/10.1109/iscas.2013.6572426","title":"A structured DC analysis methodology for accurate verification of analog circuits","display_name":"A structured DC analysis methodology for accurate verification of analog circuits","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W1979808291","doi":"https://doi.org/10.1109/iscas.2013.6572426","mag":"1979808291"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6572426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010087950","display_name":"Farakh Javid","orcid":"https://orcid.org/0000-0002-2007-9380"},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"Farakh Javid","raw_affiliation_strings":["LIP6 Laboratory, University Pierre et Marie Curie, Paris, France","LIP6 Lab., Univ. Pierre & Marie Curie, Paris, France"],"affiliations":[{"raw_affiliation_string":"LIP6 Laboratory, University Pierre et Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 Lab., Univ. Pierre & Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086820986","display_name":"Ramy Iskander","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Ramy Iskander","raw_affiliation_strings":["LIP6 Laboratory, University Pierre et Marie Curie, Paris, France","LIP6 Lab., Univ. Pierre & Marie Curie, Paris, France"],"affiliations":[{"raw_affiliation_string":"LIP6 Laboratory, University Pierre et Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 Lab., Univ. Pierre & Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105754770","display_name":"Marie-Minerve Louerat","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Marie-Minerve Louerat","raw_affiliation_strings":["LIP6 Laboratory, University Pierre et Marie Curie, Paris, France","LIP6 Lab., Univ. Pierre & Marie Curie, Paris, France"],"affiliations":[{"raw_affiliation_string":"LIP6 Laboratory, University Pierre et Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"LIP6 Lab., Univ. Pierre & Marie Curie, Paris, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110104834","display_name":"Fran\u00e7ois Durbin","orcid":null},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I4210101455","display_name":"CEA DAM \u00cele-de-France","ror":"https://ror.org/00kn4eb29","country_code":"FR","type":"government","lineage":["https://openalex.org/I4210101455"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Francois Durbin","raw_affiliation_strings":["DAM, DIF, CEA, Arpajon, France","DAM, CEA, Arpajon, France"],"affiliations":[{"raw_affiliation_string":"DAM, DIF, CEA, Arpajon, France","institution_ids":["https://openalex.org/I4210101455","https://openalex.org/I2738703131"]},{"raw_affiliation_string":"DAM, CEA, Arpajon, France","institution_ids":["https://openalex.org/I4210101455","https://openalex.org/I2738703131"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5010087950"],"corresponding_institution_ids":["https://openalex.org/I39804081"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0577378,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2662","last_page":"2665"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6542995572090149},{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.61687833070755},{"id":"https://openalex.org/keywords/bipartite-graph","display_name":"Bipartite graph","score":0.5918513536453247},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5467686057090759},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5220746397972107},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.5049167275428772},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.49743035435676575},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4879988729953766},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.46839404106140137},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4167748689651489},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34810498356819153},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.31534403562545776},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29228413105010986},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2502850294113159},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17788243293762207}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6542995572090149},{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.61687833070755},{"id":"https://openalex.org/C197657726","wikidata":"https://www.wikidata.org/wiki/Q174733","display_name":"Bipartite graph","level":3,"score":0.5918513536453247},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5467686057090759},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5220746397972107},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.5049167275428772},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.49743035435676575},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4879988729953766},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.46839404106140137},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4167748689651489},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34810498356819153},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.31534403562545776},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29228413105010986},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2502850294113159},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17788243293762207},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2013.6572426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01215995v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01215995","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE International Symposium on Circuits and Systems (ISCAS), May 2013, Beijing, China. pp.2662-2665, ⟨10.1109/ISCAS.2013.6572426⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6899999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1490676690","https://openalex.org/W1972427123","https://openalex.org/W2030139351","https://openalex.org/W2095790256","https://openalex.org/W2128072270","https://openalex.org/W2138451888","https://openalex.org/W2159421218","https://openalex.org/W2321399593","https://openalex.org/W2891819607","https://openalex.org/W4233499954","https://openalex.org/W6629156910","https://openalex.org/W6667834706","https://openalex.org/W6682920529"],"related_works":["https://openalex.org/W2371352078","https://openalex.org/W2953461625","https://openalex.org/W2077383796","https://openalex.org/W3151946603","https://openalex.org/W2080136900","https://openalex.org/W2372768926","https://openalex.org/W2550131318","https://openalex.org/W2169286576","https://openalex.org/W2999799752","https://openalex.org/W2567825307"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,24,40,43,108],"structured":[4],"DC":[5,26,49],"analysis":[6,31,35,53],"methodology":[7,103],"for":[8],"analog":[9],"circuit":[10,48],"verification.":[11],"The":[12,34,100],"electrical":[13],"simulator,":[14],"usually":[15],"executed":[16],"to":[17,39,64],"perform":[18],"verification,":[19],"is":[20,42,89,104],"here":[21],"replaced":[22],"by":[23,77,91],"nonlinear":[25],"solver":[27],"based":[28],"on":[29,107],"the":[30,47,52,66,70,81,92,98],"bipartite":[32,36,54],"graph.":[33],"graph,":[37],"associated":[38],"circuit,":[41],"formal":[44],"representation":[45],"of":[46],"behavior.":[50],"Thus,":[51],"graph":[55],"evaluation":[56],"provides":[57],"transistors":[58],"currents":[59],"and":[60,73],"internal":[61],"nodes":[62],"voltages":[63,74],"meet":[65],"Kirchhoff's":[67],"laws":[68],"in":[69],"circuit.":[71],"Currents":[72],"are":[75],"computed":[76],"dedicated":[78],"operators":[79],"using":[80],"fixed":[82],"point":[83],"iteration":[84],"algorithm.":[85],"Computed":[86],"results":[87],"accuracy":[88],"guaranteed":[90],"standard":[93],"transistor":[94],"models":[95],"used":[96],"within":[97],"operators.":[99],"proposed":[101],"verification":[102],"efficiently":[105],"applied":[106],"folded":[109],"cascode":[110],"amplifier":[111],"with":[112],"several":[113],"technologies.":[114]},"counts_by_year":[],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}