{"id":"https://openalex.org/W2060195797","doi":"https://doi.org/10.1109/iscas.2013.6572380","title":"Clock and data recovery module in 90nm for 10Gbps serial link with &amp;#x2212;18dB channel attenuation","display_name":"Clock and data recovery module in 90nm for 10Gbps serial link with &amp;#x2212;18dB channel attenuation","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2060195797","doi":"https://doi.org/10.1109/iscas.2013.6572380","mag":"2060195797"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6572380","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572380","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033296262","display_name":"Harijot Singh Bindra","orcid":"https://orcid.org/0000-0002-7923-1383"},"institutions":[{"id":"https://openalex.org/I4210111610","display_name":"Cadence Design Systems (India)","ror":"https://ror.org/027qdw603","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210111610","https://openalex.org/I66217453"]},{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Harijot Singh Bindra","raw_affiliation_strings":["Cadence Design Systems, Noida, India","Cadence Design Systems, Noida, India#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Noida, India","institution_ids":["https://openalex.org/I4210111610"]},{"raw_affiliation_string":"Cadence Design Systems, Noida, India#TAB#","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005973765","display_name":"Shouri Chatterjee","orcid":"https://orcid.org/0000-0001-5886-2445"},"institutions":[{"id":"https://openalex.org/I68891433","display_name":"Indian Institute of Technology Delhi","ror":"https://ror.org/049tgcd06","country_code":"IN","type":"education","lineage":["https://openalex.org/I68891433"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shouri Chatterjee","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Delhi, New Delhi, India","Dept. of Electr. Eng., IIT-Delhi, New Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]},{"raw_affiliation_string":"Dept. of Electr. Eng., IIT-Delhi, New Delhi, India","institution_ids":["https://openalex.org/I68891433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069288434","display_name":"Kaushik Saha","orcid":"https://orcid.org/0000-0003-0153-0292"},"institutions":[{"id":"https://openalex.org/I4210094169","display_name":"STMicroelectronics (India)","ror":"https://ror.org/00ft7bw25","country_code":"IN","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210094169"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kaushik Saha","raw_affiliation_strings":["ST Microelectronics Private Limited, Greater Noida, India","ST Microelectron. Pvt. Ltd., Noida, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ST Microelectronics Private Limited, Greater Noida, India","institution_ids":["https://openalex.org/I4210094169"]},{"raw_affiliation_string":"ST Microelectron. Pvt. Ltd., Noida, India","institution_ids":["https://openalex.org/I4210094169"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047739248","display_name":"Taranjit Kukal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210111610","display_name":"Cadence Design Systems (India)","ror":"https://ror.org/027qdw603","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210111610","https://openalex.org/I66217453"]},{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Taranjit Kukal","raw_affiliation_strings":["Cadence Design Systems, Noida, India","Cadence Design Systems, Noida, India#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Noida, India","institution_ids":["https://openalex.org/I4210111610"]},{"raw_affiliation_string":"Cadence Design Systems, Noida, India#TAB#","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.24,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.61812101,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"2472","last_page":"2475"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8568539619445801},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.7440916299819946},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.6464647650718689},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5921123027801514},{"id":"https://openalex.org/keywords/data-recovery","display_name":"Data recovery","score":0.5459933280944824},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.48370176553726196},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.47043439745903015},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46119001507759094},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.45721057057380676},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45644667744636536},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4393068552017212},{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.42373815178871155},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.42169320583343506},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3318418860435486},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24390318989753723},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.17952817678451538},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1691848337650299}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8568539619445801},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.7440916299819946},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.6464647650718689},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5921123027801514},{"id":"https://openalex.org/C529754248","wikidata":"https://www.wikidata.org/wiki/Q1054772","display_name":"Data recovery","level":2,"score":0.5459933280944824},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.48370176553726196},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.47043439745903015},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46119001507759094},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.45721057057380676},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45644667744636536},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4393068552017212},{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.42373815178871155},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.42169320583343506},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3318418860435486},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24390318989753723},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.17952817678451538},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1691848337650299}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2013.6572380","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572380","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1555470279","https://openalex.org/W1566916904","https://openalex.org/W2062327827","https://openalex.org/W2070413034","https://openalex.org/W2118565267","https://openalex.org/W2119123494","https://openalex.org/W2132897890","https://openalex.org/W2200897986"],"related_works":["https://openalex.org/W2113674500","https://openalex.org/W3027022470","https://openalex.org/W2558244976","https://openalex.org/W1600405202","https://openalex.org/W2097688290","https://openalex.org/W2757132977","https://openalex.org/W3139698832","https://openalex.org/W4200318879","https://openalex.org/W2043253188","https://openalex.org/W2015577501"],"abstract_inverted_index":{"A":[0,23,74],"clock":[1],"and":[2,35,87,106,112],"data":[3],"recovery":[4],"(CDR)":[5],"module":[6],"in":[7,66,84,100,128],"90nm":[8],"CMOS,":[9],"for":[10,31,58],"a":[11,17,45,50,55,67,118,129],"10Gbps":[12],"serial":[13],"link,":[14],"integrated":[15],"with":[16,27,49,54,78,117,132],"-18dB":[18],"attenuation":[19],"channel,":[20],"is":[21],"presented.":[22],"novel":[24],"dual-loop":[25],"CDR":[26,43],"separate":[28],"charge":[29,63,76],"pumps":[30],"high-gain":[32],"frequency":[33],"acquisition,":[34],"low-gain":[36],"phase":[37],"tracking":[38],"has":[39],"been":[40],"introduced.":[41],"The":[42],"utilizes":[44],"full":[46],"rate":[47],"architecture":[48],"single":[51],"VCO":[52],"along":[53],"selection":[56],"logic":[57],"switching":[59],"to":[60,98],"the":[61,72,82,85,92,95,101],"desired":[62],"pump,":[64],"resulting":[65,127],"4.2mW":[68],"power":[69],"consumption":[70],"from":[71],"VCO.":[73],"current-steering":[75],"pump":[77],"DCVSL":[79],"inputs":[80],"reduced":[81],"glitches":[83],"up":[86],"down":[88],"currents":[89],"thereby":[90],"reducing":[91],"ripples":[93],"on":[94],"control":[96],"voltage":[97],"1mV":[99],"locked":[102],"condition.":[103],"An":[104],"rms":[105],"peak":[107],"periodic":[108],"jitter":[109],"of":[110,121],"0.382ps":[111],"0.759ps":[113],"respectively":[114],"were":[115],"achieved":[116],"PRBS":[119],"sequence":[120],"2":[122],"<sup":[123],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[124],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">7</sup>":[125],"bits,":[126],"design":[130],"compliant":[131],"SONET":[133],"OC-192":[134],"specifications.":[135]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}