{"id":"https://openalex.org/W2138673252","doi":"https://doi.org/10.1109/iscas.2013.6572369","title":"FPGA based single cycle, reconfigurable router for NoC applications","display_name":"FPGA based single cycle, reconfigurable router for NoC applications","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2138673252","doi":"https://doi.org/10.1109/iscas.2013.6572369","mag":"2138673252"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6572369","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572369","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102171205","display_name":"Priyank Gupta","orcid":null},"institutions":[{"id":"https://openalex.org/I204086833","display_name":"Cirrus Logic (United States)","ror":"https://ror.org/05t96az61","country_code":"US","type":"company","lineage":["https://openalex.org/I204086833"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Priyank Gupta","raw_affiliation_strings":["Cirrus Logic, Inc., Austin, USA","Cirrus Logic Inc, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cirrus Logic, Inc., Austin, USA","institution_ids":["https://openalex.org/I204086833"]},{"raw_affiliation_string":"Cirrus Logic Inc, Austin, TX, USA","institution_ids":["https://openalex.org/I204086833"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080974820","display_name":"Ali Akoglu","orcid":"https://orcid.org/0000-0001-7982-8991"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ali Akoglu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Arizona, Tucson, USA","[Dept. of Electr. & Comput. Eng., Univ. of Arizona, Tucson, AZ, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Arizona, Tucson, USA","institution_ids":["https://openalex.org/I138006243"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Univ. of Arizona, Tucson, AZ, USA]","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026395095","display_name":"Kathleen L. Melde","orcid":"https://orcid.org/0000-0002-9806-8841"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kathleen Melde","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Arizona, Tucson, USA","[Dept. of Electr. & Comput. Eng., Univ. of Arizona, Tucson, AZ, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Arizona, Tucson, USA","institution_ids":["https://openalex.org/I138006243"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Univ. of Arizona, Tucson, AZ, USA]","institution_ids":["https://openalex.org/I138006243"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051311538","display_name":"Janet Roveda","orcid":"https://orcid.org/0000-0001-6210-2633"},"institutions":[{"id":"https://openalex.org/I138006243","display_name":"University of Arizona","ror":"https://ror.org/03m2x1q45","country_code":"US","type":"education","lineage":["https://openalex.org/I138006243"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Janet Roveda","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Arizona, Tucson, USA","[Dept. of Electr. & Comput. Eng., Univ. of Arizona, Tucson, AZ, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Arizona, Tucson, USA","institution_ids":["https://openalex.org/I138006243"]},{"raw_affiliation_string":"[Dept. of Electr. & Comput. Eng., Univ. of Arizona, Tucson, AZ, USA]","institution_ids":["https://openalex.org/I138006243"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.18612273,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"2428","last_page":"2431"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.8139849901199341},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7710816860198975},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6790028810501099},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6774691939353943},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.6024298667907715},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5928376317024231},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5719723105430603},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5540642738342285},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.5396596789360046},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.481935977935791},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4691905975341797},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.41671693325042725},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37302273511886597},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.24643096327781677},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16116225719451904}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.8139849901199341},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7710816860198975},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6790028810501099},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6774691939353943},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.6024298667907715},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5928376317024231},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5719723105430603},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5540642738342285},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.5396596789360046},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.481935977935791},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4691905975341797},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.41671693325042725},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37302273511886597},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.24643096327781677},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16116225719451904},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2013.6572369","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572369","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W2057342366","https://openalex.org/W2068293704","https://openalex.org/W2089155985","https://openalex.org/W2108040120","https://openalex.org/W2108436158","https://openalex.org/W2111978289","https://openalex.org/W2123184444","https://openalex.org/W2124125370","https://openalex.org/W2132147800"],"related_works":["https://openalex.org/W2007173547","https://openalex.org/W2997602288","https://openalex.org/W2122279357","https://openalex.org/W2888526229","https://openalex.org/W2152649261","https://openalex.org/W200899231","https://openalex.org/W2356927082","https://openalex.org/W2905116260","https://openalex.org/W119599369","https://openalex.org/W2382673458"],"abstract_inverted_index":{"An":[0],"FPGA":[1,36,49,64,125],"based,":[2],"single":[3],"cycle,":[4],"low":[5],"latency":[6],"router":[7,83,97],"design":[8,24,90,128],"that":[9],"can":[10,39],"be":[11,40],"reconfigured":[12],"to":[13,43,52],"1-D":[14],"and":[15,28,38,70,76,93,130],"2-D":[16],"network":[17],"on":[18,71,122],"chip":[19,72],"architectures":[20],"is":[21,25,91],"proposed.":[22],"The":[23],"highly":[26,54],"scalable":[27],"exploits":[29],"the":[30,53,59,82,88,110,123],"features":[31],"provided":[32],"by":[33],"any":[34,47],"standard":[35],"platform":[37,80],"easily":[41,121],"ported":[42],"an":[44,63],"ASIC":[45],"or":[46],"other":[48],"platform.":[50],"Due":[51],"interconnect-centric":[55],"nature":[56],"of":[57,62,67,107,118],"NoCs,":[58],"built-in":[60],"resources":[61],"in":[65,109],"terms":[66],"routing":[68],"channels":[69],"logic":[73],"are":[74],"ideal":[75],"provide":[77],"a":[78,99],"well-utilized":[79],"for":[81],"design.":[84],"Experimental":[85],"results":[86],"prove":[87],"proposed":[89],"robust":[92],"cost":[94],"effective.":[95],"Each":[96],"consumes":[98],"mere":[100],"2.08":[101],"\u03bcW":[102],"per":[103,105],"bit":[104],"hop":[106],"power":[108],"worst":[111],"case":[112],"while":[113],"achieving":[114],"high":[115],"clock":[116],"rates":[117],"325":[119],"MHz":[120],"target":[124],"device":[126],"post":[127],"synthesis":[129],"emulation.":[131]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}