{"id":"https://openalex.org/W2083666347","doi":"https://doi.org/10.1109/iscas.2013.6572345","title":"Low-leakage hybrid FinFET SRAM cell with asymmetrical gate overlap / underlap bitline access transistors for enhanced read data stability","display_name":"Low-leakage hybrid FinFET SRAM cell with asymmetrical gate overlap / underlap bitline access transistors for enhanced read data stability","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2083666347","doi":"https://doi.org/10.1109/iscas.2013.6572345","mag":"2083666347"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6572345","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572345","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002759297","display_name":"Shairfe Muhammad Salahuddin","orcid":"https://orcid.org/0000-0002-6483-8430"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Shairfe Muhammad Salahuddin","raw_affiliation_strings":["Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Hong Kong, China","Dept. of Electron. & Comput. Eng., Hong Kong Univ. of Sci. & Technol., Kowloon, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Hong Kong, China","institution_ids":["https://openalex.org/I200769079"]},{"raw_affiliation_string":"Dept. of Electron. & Comput. Eng., Hong Kong Univ. of Sci. & Technol., Kowloon, China","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042636120","display_name":"Hailong Jiao","orcid":"https://orcid.org/0000-0002-2815-6168"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Hailong Jiao","raw_affiliation_strings":["Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Hong Kong, China","Dept. of Electron. & Comput. Eng., Hong Kong Univ. of Sci. & Technol., Kowloon, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Hong Kong, China","institution_ids":["https://openalex.org/I200769079"]},{"raw_affiliation_string":"Dept. of Electron. & Comput. Eng., Hong Kong Univ. of Sci. & Technol., Kowloon, China","institution_ids":["https://openalex.org/I200769079"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042147600","display_name":"Volkan Kursun","orcid":"https://orcid.org/0000-0002-8050-1774"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Volkan Kursun","raw_affiliation_strings":["Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Hong Kong, China","Dept. of Electron. & Comput. Eng., Hong Kong Univ. of Sci. & Technol., Kowloon, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Hong Kong, China","institution_ids":["https://openalex.org/I200769079"]},{"raw_affiliation_string":"Dept. of Electron. & Comput. Eng., Hong Kong Univ. of Sci. & Technol., Kowloon, China","institution_ids":["https://openalex.org/I200769079"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I200769079"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2331","last_page":"2334"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8423210382461548},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7562898993492126},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6187039613723755},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6104328036308289},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48450109362602234},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4518125653266907},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.44687044620513916},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.44475600123405457},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.44068998098373413},{"id":"https://openalex.org/keywords/access-time","display_name":"Access time","score":0.43537983298301697},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.4171154201030731},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40197044610977173},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.380232036113739},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3287213444709778},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21022015810012817},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18105804920196533}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8423210382461548},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7562898993492126},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6187039613723755},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6104328036308289},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48450109362602234},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4518125653266907},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.44687044620513916},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.44475600123405457},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.44068998098373413},{"id":"https://openalex.org/C194080101","wikidata":"https://www.wikidata.org/wiki/Q46306","display_name":"Access time","level":2,"score":0.43537983298301697},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4171154201030731},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40197044610977173},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.380232036113739},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3287213444709778},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21022015810012817},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18105804920196533},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2013.6572345","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572345","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-61117","is_oa":false,"landing_page_url":"http://repository.hkust.edu.hk/ir/Record/1783.1-61117","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":null,"raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2078953735","https://openalex.org/W2100357475","https://openalex.org/W2100375091","https://openalex.org/W2111555482","https://openalex.org/W2143807959","https://openalex.org/W2161555441","https://openalex.org/W2162583644","https://openalex.org/W2543513271","https://openalex.org/W2545687364","https://openalex.org/W6670143336","https://openalex.org/W6728929599"],"related_works":["https://openalex.org/W2297319780","https://openalex.org/W4254968926","https://openalex.org/W2178217057","https://openalex.org/W1977042749","https://openalex.org/W2542162669","https://openalex.org/W1972800815","https://openalex.org/W2606572865","https://openalex.org/W4385626400","https://openalex.org/W2535060935","https://openalex.org/W2966905043"],"abstract_inverted_index":{"The":[0,55,78],"degraded":[1],"read":[2,43,86,109,137],"data":[3,44,110],"stability":[4,45,111],"and":[5,46,88,118,139],"write":[6,91,132,140],"ability":[7],"of":[8,75,96],"SRAM":[9,28,106,150],"cells":[10],"have":[11],"become":[12],"primary":[13],"design":[14],"concerns":[15],"with":[16,30],"CMOS":[17],"technology":[18],"scaling":[19],"into":[20],"the":[21,42,48,68,72,76,94,102,108,119],"sub-22nm":[22],"channel":[23,59],"lengths.":[24],"A":[25],"new":[26],"six-FinFET":[27,105,149],"cell":[29,134,151],"asymmetrical":[31,79,104,148],"bitline":[32,56,80],"access":[33,57,81],"transistors":[34,82],"is":[35,60,99,112,123],"proposed":[36,103],"in":[37,52,152],"this":[38],"paper":[39],"for":[40],"enhancing":[41],"suppressing":[47],"leakage":[49,120],"power":[50,121],"consumption":[51,122],"memory":[53],"circuits.":[54],"transistor":[58],"underlapped":[61],"on":[62,71],"one":[63],"side":[64,74],"while":[65,129],"overlapped":[66],"by":[67,114,125],"gate":[69],"terminal":[70],"opposite":[73],"transistor.":[77],"are":[83],"weakened":[84],"during":[85,90],"operations":[87,92],"strengthened":[89],"as":[93,142],"direction":[95],"current":[97],"flow":[98],"reversed.":[100],"With":[101],"cell,":[107],"enhanced":[113],"up":[115,126],"to":[116,127,144],"62%":[117],"reduced":[124],"49.3%,":[128],"maintaining":[130],"similar":[131],"margin,":[133],"layout":[135],"area,":[136],"delay,":[138],"delay":[141],"compared":[143],"a":[145,153],"previously":[146],"published":[147],"15nm":[154],"FinFET":[155],"technology.":[156]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}